共 50 条
- [1] Programming effort vs. performance with a hybrid programming model for distributed memory parallel architectures EURO-PAR'99: PARALLEL PROCESSING, 1999, 1685 : 888 - 898
- [3] Resource estimation for parallel architectures with distributed processor/memory nodes Journal of Computing and Information Technology, 1998, 6 (04): : 359 - 371
- [4] A distributed multiple-SIMD processor in memory PROCEEDINGS OF THE 2001 INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING, 2001, : 507 - 514
- [5] A high-level programming environment for distributed memory architectures PARALLEL COMPUTING TECHNOLOGIES, 1999, 1662 : 217 - 222
- [6] Digital signal processor architectures and programming PROCEEDINGS OF THE 2004 IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 1 AND 2: SOC DESIGN FOR UBIQUITOUS INFORMATION TECHNOLOGY, 2004, : 365 - 368
- [8] Dynamic programming implementation on array processor architectures JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1996, 13 (01): : 27 - 35
- [9] Dynamic programming implementation on array processor architectures J VLSI Signal Process, 1 (27-35):
- [10] Comparative Evaluation of Various FFT Processor Architectures 2014 IEEE INTERNATIONAL CONFERENCE ON CIRCUIT, POWER AND COMPUTING TECHNOLOGIES (ICCPCT-2014), 2014, : 1105 - 1113