A practical multiple processor programming model for various distributed memory architectures

被引:0
|
作者
Howard, S [1 ]
Alexander, WE [1 ]
机构
[1] Mississippi State Univ, NSF, Engn Res Ctr, Mississippi State, MS 39762 USA
关键词
distributed memory systems; data assimilation; Kalman filter; special purpose architectures; SPMD;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Recent advances in developing parallel algorithms that can be ported to various architectures have emerged. We have developed a methodology that can be used to easily port parallel algorithms to smaller systems such as commercial processor systems or to larger systems such as message passing super computers. This flexibility is important because it leads to scalable algorithm/architecture pairs. The methodology has been. successfully used to map parallel algorithms to a system containing multiple digital signal processors and to the GRAY T3E. Each proved to be scalable up and down and had high performance as compared to the processor ratings. We tested the methodology with the Kalman filter as used for data assimilation. This application has high computational intensity when used for the atmospheric forecast model which we also implemented.
引用
收藏
页码:151 / 158
页数:8
相关论文
共 50 条
  • [1] Programming effort vs. performance with a hybrid programming model for distributed memory parallel architectures
    Rodman, A
    Brorsson, M
    EURO-PAR'99: PARALLEL PROCESSING, 1999, 1685 : 888 - 898
  • [2] A practical and portable model of programming for iterative solvers on distributed memory machines
    Kortas, S
    Angot, P
    PARALLEL COMPUTING, 1996, 22 (04) : 487 - 512
  • [3] Resource estimation for parallel architectures with distributed processor/memory nodes
    Thornton, M.
    Andrews, D.L.
    Journal of Computing and Information Technology, 1998, 6 (04): : 359 - 371
  • [4] A distributed multiple-SIMD processor in memory
    Rangan, KK
    Abu-Ghazaleh, NB
    Wilsey, PA
    PROCEEDINGS OF THE 2001 INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING, 2001, : 507 - 514
  • [5] A high-level programming environment for distributed memory architectures
    Giloi, WK
    Pohl, HW
    Schramm, A
    PARALLEL COMPUTING TECHNOLOGIES, 1999, 1662 : 217 - 222
  • [6] Digital signal processor architectures and programming
    Kuo, SM
    Gan, WS
    PROCEEDINGS OF THE 2004 IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 1 AND 2: SOC DESIGN FOR UBIQUITOUS INFORMATION TECHNOLOGY, 2004, : 365 - 368
  • [7] A SHARED ENVIRONMENT PARALLEL LOGIC PROGRAMMING SYSTEM ON DISTRIBUTED MEMORY ARCHITECTURES
    DELGADORANNAURO, SA
    DOROCHEVSKY, M
    SCHUERMAN, K
    VERON, A
    XU, JY
    LECTURE NOTES IN COMPUTER SCIENCE, 1991, 487 : 371 - 380
  • [8] Dynamic programming implementation on array processor architectures
    Diamantaras, KI
    Chou, WH
    Kung, SY
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1996, 13 (01): : 27 - 35
  • [9] Dynamic programming implementation on array processor architectures
    Aristotle Univ of Thessaloniki, Thessaloniki, Greece
    J VLSI Signal Process, 1 (27-35):
  • [10] Comparative Evaluation of Various FFT Processor Architectures
    Bashir, Anees Fathima
    Suruliandi, A.
    2014 IEEE INTERNATIONAL CONFERENCE ON CIRCUIT, POWER AND COMPUTING TECHNOLOGIES (ICCPCT-2014), 2014, : 1105 - 1113