A practical multiple processor programming model for various distributed memory architectures

被引:0
|
作者
Howard, S [1 ]
Alexander, WE [1 ]
机构
[1] Mississippi State Univ, NSF, Engn Res Ctr, Mississippi State, MS 39762 USA
关键词
distributed memory systems; data assimilation; Kalman filter; special purpose architectures; SPMD;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Recent advances in developing parallel algorithms that can be ported to various architectures have emerged. We have developed a methodology that can be used to easily port parallel algorithms to smaller systems such as commercial processor systems or to larger systems such as message passing super computers. This flexibility is important because it leads to scalable algorithm/architecture pairs. The methodology has been. successfully used to map parallel algorithms to a system containing multiple digital signal processors and to the GRAY T3E. Each proved to be scalable up and down and had high performance as compared to the processor ratings. We tested the methodology with the Kalman filter as used for data assimilation. This application has high computational intensity when used for the atmospheric forecast model which we also implemented.
引用
收藏
页码:151 / 158
页数:8
相关论文
共 50 条
  • [41] A sparse nonsymmetric eigensolver for distributed memory architectures
    Guarracino, Mario R.
    Perla, Francesca
    Zanetti, Paolo
    INTERNATIONAL JOURNAL OF PARALLEL EMERGENT AND DISTRIBUTED SYSTEMS, 2008, 23 (03) : 259 - 270
  • [42] Parallel ILP for distributed-memory architectures
    Fonseca, Nuno A.
    Srinivasan, Ashwin
    Silva, Fernando
    Camacho, Rui
    MACHINE LEARNING, 2009, 74 (03) : 257 - 279
  • [43] Performance pounds for distributed memory multithreaded architectures
    Zuberek, WM
    Govindarajan, R
    1998 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN, AND CYBERNETICS, VOLS 1-5, 1998, : 232 - 237
  • [44] Computation of dendrites on parallel distributed memory architectures
    Andersson, C
    SIMULATION AND VISUALIZATION ON THE GRID, PROCEEDINGS, 2000, 13 : 195 - +
  • [45] Parallelizing RRT on Distributed-Memory Architectures
    Devaurs, Didier
    Simeon, Thierry
    Cortes, Juan
    2011 IEEE INTERNATIONAL CONFERENCE ON ROBOTICS AND AUTOMATION (ICRA), 2011, : 2261 - 2266
  • [46] A distributed shared memory programming course
    Wilkinson, B
    Pai, T
    Miraj, M
    FIRST IEEE/ACM INTERNATIONAL SYMPOSIUM ON CLUSTER COMPUTING AND THE GRID, PROCEEDINGS, 2001, : 492 - 497
  • [47] INTRODUCTION TO PROGRAMMING ON DISTRIBUTED MEMORY MULTIPROCESSORS
    PETERSEN, J
    COMPUTER PHYSICS COMMUNICATIONS, 1992, 73 (1-3) : 72 - 92
  • [48] Impact of the memory hierarchy on shared memory architectures in multicore programming models
    Badia, Rosa M.
    Perez, Josep M.
    Ayguade, Eduard
    Labarta, Jesus
    PROCEEDINGS OF THE PARALLEL, DISTRIBUTED AND NETWORK-BASED PROCESSING, 2009, : 437 - +
  • [49] EFFICIENT FAULT DIAGNOSIS ALGORITHM FOR SYMMETRIC MULTIPLE PROCESSOR ARCHITECTURES
    MEYER, GGL
    MASSON, GM
    IEEE TRANSACTIONS ON COMPUTERS, 1978, 27 (11) : 1059 - 1063
  • [50] The write relocation scheme for cache coherency in multiple processor architectures
    Patel, P
    Olds, ES
    INTERNATIONAL SOCIETY FOR COMPUTERS AND THEIR APPLICATIONS 11TH INTERNATIONAL CONFERENCE ON COMPUTER APPLICATIONS IN INDUSTRY AND ENGINEERING, 1998, : 104 - 109