Impact of the memory hierarchy on shared memory architectures in multicore programming models

被引:0
|
作者
Badia, Rosa M. [1 ]
Perez, Josep M. [1 ]
Ayguade, Eduard [1 ]
Labarta, Jesus [1 ]
机构
[1] Univ Politecn Cataluna, Barcelona Supercomp Ctr, E-08028 Barcelona, Spain
关键词
SMP Superscalar; programming models for multicore; task scheduling; locality exploitation;
D O I
10.1109/.55
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Many and multicore architectures put a big pressure in parallel programming but gives a unique opportunity to propose new programming models that automatically exploit the parallelism of these architectures. OpenMP is a very well known standard that exploits parallelism in shared memory architectures. SMPSs has recently been proposed as a task based programming model that exploits the parallelism at the task level and takes into account data dependencies between tasks. However, besides parallelism in the programming, the memory hierarchy impact in many/multi core architectures is a feature of large importance. This paper presents an evaluation of these two programming models with regard to the impact of different levels of the memory hierarchy in the duration of the application. The evaluation is based on tracefiles with hardware counters on the execution of a memory intensive benchmark in both programming models.
引用
收藏
页码:437 / +
页数:2
相关论文
共 50 条
  • [1] Impact of spintronic memory on multicore cache hierarchy
    Ma, Cong
    Tuohy, William
    Lilja, David J.
    [J]. IET COMPUTERS AND DIGITAL TECHNIQUES, 2017, 11 (02): : 51 - 59
  • [2] Performance aware shared memory hierarchy model for multicore processors
    Mohamed, Ahmed M.
    Mubark, Nada
    Zagloul, Saad
    [J]. SCIENTIFIC REPORTS, 2023, 13 (01):
  • [3] Performance aware shared memory hierarchy model for multicore processors
    Ahmed M. Mohamed
    Nada Mubark
    Saad Zagloul
    [J]. Scientific Reports, 13 (1)
  • [4] Efficient Parallel GCD Algorithms for Multicore Shared Memory Architectures
    Pathirana, Gihan Tharaka
    Sotheeswaran, Sittampalam
    Ratnarajah, Nagulan
    [J]. 2020 20TH INTERNATIONAL CONFERENCE ON ADVANCES IN ICT FOR EMERGING REGIONS (ICTER-2020), 2020, : 272 - 273
  • [5] EFFICIENT ARCHITECTURES FOR DATA ACCESS IN A SHARED MEMORY-HIERARCHY
    PADMANABHAN, K
    [J]. JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1991, 11 (04) : 314 - 327
  • [6] A Comparative Study and Evaluation of Parallel Programming Models for Shared-Memory Parallel Architectures
    Miguel Sanchez, Luis
    Fernandez, Javier
    Sotomayor, Rafael
    Escolar, Soledad
    Daniel Garcia, J.
    [J]. NEW GENERATION COMPUTING, 2013, 31 (03) : 139 - 161
  • [7] A Methodology Approach to Compare Performance of Parallel Programming Models for Shared-Memory Architectures
    Utrera, Gladys
    Gil, Marisa
    Martorell, Xavier
    [J]. NUMERICAL COMPUTATIONS: THEORY AND ALGORITHMS, PT I, 2020, 11973 : 318 - 325
  • [8] A Comparative Study and Evaluation of Parallel Programming Models for Shared-Memory Parallel Architectures
    Luis Miguel Sanchez
    Javier Fernandez
    Rafael Sotomayor
    Soledad Escolar
    J. Daniel. Garcia
    [J]. New Generation Computing, 2013, 31 : 139 - 161
  • [9] Ray casting on shared-memory architectures - Memory-hierarchy considerations in volume rendering
    Palmer, ME
    Totty, B
    Taylor, S
    [J]. IEEE CONCURRENCY, 1998, 6 (01): : 20 - +
  • [10] Concurrent Operations of O-2-Tree on Shared Memory Multicore Architectures
    Ohene-Kwofie, Daniel
    Otoo, E. J.
    Nimako, Gideon
    [J]. EAI ENDORSED TRANSACTIONS ON SCALABLE INFORMATION SYSTEMS, 2014, 1 (03): : 1 - 18