Impact of the memory hierarchy on shared memory architectures in multicore programming models

被引:0
|
作者
Badia, Rosa M. [1 ]
Perez, Josep M. [1 ]
Ayguade, Eduard [1 ]
Labarta, Jesus [1 ]
机构
[1] Univ Politecn Cataluna, Barcelona Supercomp Ctr, E-08028 Barcelona, Spain
关键词
SMP Superscalar; programming models for multicore; task scheduling; locality exploitation;
D O I
10.1109/.55
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Many and multicore architectures put a big pressure in parallel programming but gives a unique opportunity to propose new programming models that automatically exploit the parallelism of these architectures. OpenMP is a very well known standard that exploits parallelism in shared memory architectures. SMPSs has recently been proposed as a task based programming model that exploits the parallelism at the task level and takes into account data dependencies between tasks. However, besides parallelism in the programming, the memory hierarchy impact in many/multi core architectures is a feature of large importance. This paper presents an evaluation of these two programming models with regard to the impact of different levels of the memory hierarchy in the duration of the application. The evaluation is based on tracefiles with hardware counters on the execution of a memory intensive benchmark in both programming models.
引用
收藏
页码:437 / +
页数:2
相关论文
共 50 条
  • [21] Impact of hardware models on shared memory consistency conditions
    James, Jerry
    Singh, Ambuj
    [J]. Lecture Notes in Computer Science, 1996, 1119
  • [22] Efficient and Accurate Word2Vec Implementations in GPU and Shared-Memory Multicore Architectures
    Simonton, Trevor M.
    Alaghband, Gita
    [J]. 2017 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE (HPEC), 2017,
  • [23] Parallel gaussian elimination of symmetric positive definite band matrices for shared-memory multicore architectures
    Marrakchi, Sirine
    Jemni, Mohamed
    [J]. RAIRO-OPERATIONS RESEARCH, 2021, 55 (55) : S905 - S927
  • [24] Bounded Incoherence: A Programming Model for Non-Cache-Coherent Shared Memory Architectures
    Ren, Yuxin
    Parmer, Gabriel
    Milojicic, Dejan
    [J]. PROCEEDINGS OF THE ELEVENTH INTERNATIONAL WORKSHOP ON PROGRAMMING MODELS AND APPLICATIONS FOR MULTICORES AND MANYCORES, PMAM 2020, 2020, : 1 - 10
  • [25] Confidentiality and Integrity Schemes for Multicore Shared Memory Systems
    Yang, Pengfei
    Lv, Wenkai
    Huang, Jiayang
    Wang, Quan
    Huang, Xiaokun
    Xie, Kun
    [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2022, 31 (07)
  • [26] DaSH: A benchmark suite for hybrid dataflow and shared memory programming models
    Gajinov, Vladimir
    Stipic, Srdjan
    Eric, Igor
    Unsal, Osman S.
    Ayguade, Eduard
    Cristal, Adrian
    [J]. PARALLEL COMPUTING, 2015, 45 : 18 - 48
  • [27] Output nondeterminism detection for programming models combining dataflow with shared memory
    Matar, Hassan Salehe
    Mutlu, Erdal
    Tasiran, Serdar
    Unat, Didem
    [J]. PARALLEL COMPUTING, 2018, 71 : 42 - 57
  • [28] Identifying Inter-task Communication in Shared Memory Programming Models
    Larsen, Per
    Karlsson, Sven
    Madsen, Jan
    [J]. EVOLVING OPENMP IN AN AGE OF EXTREME PARALLELISM, 2009, 5568 : 168 - 182
  • [29] Visualizing the memory access behavior of shared memory applications on NUMA architectures
    Tao, J
    Karl, W
    Schulz, M
    [J]. COMPUTATIONAL SCIENCE -- ICCS 200, PROCEEDINGS PT 2, 2001, 2074 : 861 - 870
  • [30] Emulating shared memory to simplify distributed-memory programming
    Clarke, JA
    [J]. IEEE COMPUTATIONAL SCIENCE & ENGINEERING, 1997, 4 (01): : 55 - 62