Programming effort vs. performance with a hybrid programming model for distributed memory parallel architectures

被引:0
|
作者
Rodman, A [1 ]
Brorsson, M [1 ]
机构
[1] Lund Univ, Dept Informat Technol, S-22100 Lund, Sweden
来源
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
We investigate here the programming effort and performance of a programming model which is a hybrid between shared memory and message passing. This model permits an easy implementation in shared memory, while still being able to benefit from performance advantages of message-passing for performance critical tasks. We have integrated message-passing with a software DSM system, and evaluated the programming effort and performance with three different applications and various degree of message-passing in the applications. In two of the applications we found that only a small fraction of the source code lines responsible for interprocess communication were performance critical and it was therefore easy to convert only those to message-passing primitives and still approach the performance of pure message-passing.
引用
收藏
页码:888 / 898
页数:11
相关论文
共 50 条
  • [1] A SHARED ENVIRONMENT PARALLEL LOGIC PROGRAMMING SYSTEM ON DISTRIBUTED MEMORY ARCHITECTURES
    DELGADORANNAURO, SA
    DOROCHEVSKY, M
    SCHUERMAN, K
    VERON, A
    XU, JY
    LECTURE NOTES IN COMPUTER SCIENCE, 1991, 487 : 371 - 380
  • [2] Performance evaluation of or-parallel logic programming systems on distributed shared-memory architectures
    Calegario, VM
    Dutra, ID
    EURO-PAR'99: PARALLEL PROCESSING, 1999, 1685 : 1484 - 1491
  • [3] A practical multiple processor programming model for various distributed memory architectures
    Howard, S
    Alexander, WE
    INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS I-IV, PROCEEDINGS, 1998, : 151 - 158
  • [4] BSPCloud: A Hybrid Distributed-memory and Shared-memory Programming Model
    Liu, Xiaodong
    Tong, Weiqin
    ZhiRen, Fu
    WenZhao, Liao
    INTERNATIONAL JOURNAL OF GRID AND DISTRIBUTED COMPUTING, 2013, 6 (01): : 87 - 97
  • [5] Hardware transactional memory: A high performance parallel programming model
    Fu, Chen
    Wen, Dongxin
    Wang, Xiaoqun
    Yang, Xiaozong
    JOURNAL OF SYSTEMS ARCHITECTURE, 2010, 56 (08) : 384 - 391
  • [6] A Methodology Approach to Compare Performance of Parallel Programming Models for Shared-Memory Architectures
    Utrera, Gladys
    Gil, Marisa
    Martorell, Xavier
    NUMERICAL COMPUTATIONS: THEORY AND ALGORITHMS, PT I, 2020, 11973 : 318 - 325
  • [7] Overview of Data Mining Classification Techniques: Traditional vs. Parallel/Distributed Programming Models
    Besimi, Nuhi
    Cico, Betim
    Besimi, Adrian
    2017 6TH MEDITERRANEAN CONFERENCE ON EMBEDDED COMPUTING (MECO), 2017, : 433 - 436
  • [8] A high-level programming environment for distributed memory architectures
    Giloi, WK
    Pohl, HW
    Schramm, A
    PARALLEL COMPUTING TECHNOLOGIES, 1999, 1662 : 217 - 222
  • [9] Parallel Programming for Heterogeneous Architectures
    Krammer, Bettina
    Mix, Hartmut
    Geimer, Markus
    PARALLEL COMPUTING: ACCELERATING COMPUTATIONAL SCIENCE AND ENGINEERING (CSE), 2014, 25 : 731 - 732
  • [10] Modular parallel programming in mpC for distributed memory machines
    Arapov, D
    Ivannikov, V
    Kalinov, A
    Lastovetsky, A
    Ledovskih, I
    Lewis, T
    SECOND AIZU INTERNATIONAL SYMPOSIUM ON PARALLEL ALGORITHMS/ARCHITECTURE SYNTHESIS, PROCEEDINGS, 1997, : 248 - 255