A high-level programming environment for distributed memory architectures

被引：0
|
作者：
Giloi, WK [1 ]
Pohl, HW [1 ]
Schramm, A [1 ]
机构：
[1] GMD FIRST, D-12489 Berlin, Germany
来源：
PARALLEL COMPUTING TECHNOLOGIES | 1999年 / 1662卷
关键词：
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
The programming of distributed memory architectures can be significantly facilitated by abstract, application-oriented models. The Promoter model reconciles generality and easiness of use by a new concept of high-level data parallelism that leads to distributed types with parallel operations. The model enables the user to describe the spatial structures for a wide spectrum of numerical and non-numerical application in a uniform algebraic formalism, so that the compiler can readily generate the optimized message-passing program.
引用
收藏
页码：217 / 222
页数：6
相关论文
共 50 条
  • [1] High-level synthesis of distributed logic-memory architectures
    Huang, C
    Ravi, S
    Raghunathan, A
    Jha, NK
    IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, 2002, : 564 - 571
  • [2] HIGH-LEVEL PROGRAMMING FOR DISTRIBUTED COMPUTING
    FELDMAN, JA
    COMMUNICATIONS OF THE ACM, 1979, 22 (06) : 353 - 368
  • [3] Generation of distributed logic-memory architectures through high-level synthesisx
    Huang, C
    Ravi, S
    Raghunathan, A
    Jha, NK
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 24 (11) : 1694 - 1711
  • [4] ClusterGOP: A high-level parallel programming environment
    Cao, JN
    2004 INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING WORKSHOPS, PROCEEDINGS, 2004, : 158 - 158
  • [5] HIGH-LEVEL LANGUAGE MEMORY MANAGEMENT ON PARALLEL ARCHITECTURES
    LEBRUN, P
    KREYMER, A
    COMPUTER PHYSICS COMMUNICATIONS, 1989, 57 (1-3) : 231 - 234
  • [6] Exploring heterogeneous mobile architectures with a high-level programming model
    de Carvalho, Wilson
    Andrade, Guilherme
    Caldeira, Pedro
    Utsch, Renato
    Ferreira, Renato
    Rocha, Leonardo
    Carvalho, Renan
    Nasser, Millas
    2017 29TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING (SBAC-PAD), 2017, : 25 - 32
  • [7] High-level Programming of Coarse-Grained Reconfigurable Architectures
    Zain-ul-Abdin
    FPL: 2009 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, 2009, : 713 - 714
  • [8] Generation of heterogeneous distributed architectures for memory-intensive applications through high-level synthesis
    Huang, Chao
    Ravi, Srivaths
    Raghunathan, Anand
    Jha, Niraj K.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (11) : 1191 - 1204
  • [9] A SHARED ENVIRONMENT PARALLEL LOGIC PROGRAMMING SYSTEM ON DISTRIBUTED MEMORY ARCHITECTURES
    DELGADORANNAURO, SA
    DOROCHEVSKY, M
    SCHUERMAN, K
    VERON, A
    XU, JY
    LECTURE NOTES IN COMPUTER SCIENCE, 1991, 487 : 371 - 380
  • [10] dOCAL: high-level distributed programming with OpenCL and CUDA
    Rasch, Ari
    Bigge, Julian
    Wrodarczyk, Martin
    Schulze, Richard
    Gorlatch, Sergei
    JOURNAL OF SUPERCOMPUTING, 2020, 76 (07): : 5117 - 5138
12345