Sub-Sampling PLL For Millimeter Wave Applications: An Overview

被引：0

作者：

Gao, Xiang ^{[1
]}

机构：

[1] Zhejiang Univ, Hangzhou, Peoples R China

来源：

2019 IEEE MTT-S INTERNATIONAL MICROWAVE CONFERENCE ON HARDWARE AND SYSTEMS FOR 5G AND BEYOND (IMC-5G) | 2019年

关键词：

Clock generation; clock multiplier; frequency multiplication; frequency synthesizer; phase locked loop; low jitter; low phase noise; low power; sub-sampling phase detector; sub-sampling PLL; PLL FOM; PHASE NOISE; LOOP;

D O I：

10.1109/imc-5g47857.2019.9160380

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

The sub-sampling PLL utilizes a PD that sub-samples the high frequency VCO output with the reference clock. The PD and CP noise in this PLL is greatly attenuated by the high phase detection gain due to the high VCO dv/dt slew rate. It is now a proven PLL architecture and widely used for achieving low phase noise or integrated jitter yet with low power consumption. This article reviews the development of the sub-sampling PLL techniques and their usage in the millimeter wave applications.

引用

页数：5

共 50 条

[1] Sub-Sampling PLL Techniques
Gao, Xiang
Klumperink, Eric
Nauta, Bram
[J]. 2015 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2015,
[2] A Low-Jitter Sub-Sampling PLL With a Sub-Sampling DLL
Qian, Yuan Cheng
Chao, Yen Yu
Liu, Shen Iuan
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69 (02) : 269 - 273
[3] A 9.6 mW Low-Noise Millimeter-Wave Sub-Sampling PLL with a Divider-less Sub-Sampling Lock Detector in 65 nm CMOS
Wang, Hao
Momeni, Omeed
[J]. 2019 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM (RFIC), 2019, : 171 - 174
[4] Dividerless Frequency Acquisition & Charge Pump Mismatch Compensation for Low-Power Millimeter-Wave Sub-Sampling PLL
Wang, Hao
Momeni, Omeed
[J]. 2021 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2021,
[5] A Quadrature Sub-Sampling Phase Detector for Fast-Relocked Sub-Sampling PLL Under External Interference
Geng, Xinlin
Xie, Qian
Wang, Zheng
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 68 (01) : 87 - 91
[6] A Charge Pump Current Mismatch Compensation Design for Sub-Sampling PLL
Wang, Hao
Momeni, Omeed
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 68 (06) : 1852 - 1856
[7] A Divider-less General PLL Lock Assist and Automatic Frequency Calibration System for Millimeter-Wave Sub-Sampling Phase-Locked Loops
Kurth, Patrick
Nickel, Philipp
Hecht, Urs
Gerfers, Friedel
[J]. 2022 29TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (IEEE ICECS 2022), 2022,
[8] Discrete Time Analysis of Phase Detector Linear Range Extension in Sub-Sampling PLL
Kostak, Duygu
Leblebici, Yusuf
[J]. 2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
[9] Analysis and Design of a Sub-Sampling PLL of Low Phase Noise and Low Reference Spur
Xu, Hao
Ji, Shujiang
Wang, Yizhuo
Lin, Xinyi
Min, Hao
Yan, Na
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2024, 71 (08) : 3597 - 3607
[10] Robust Inference by Sub-sampling
Nasreen Nawaz
[J]. Journal of Quantitative Economics, 2020, 18 : 657 - 681

← 1 2 3 4 5 →