共 50 条
- [31] Optimization of High-Level Design edge detect filter for Video Processing System on FPGA [J]. 2017 INTELLIGENT SYSTEMS AND COMPUTER VISION (ISCV), 2017,
- [32] High-Level Support for Pipeline Parallelism on Many-Core Architectures [J]. EURO-PAR 2012 PARALLEL PROCESSING, 2012, 7484 : 614 - 625
- [33] Behavioral modeling simulation and high-level synthesis of pipeline A/D converters [J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 5609 - 5612
- [34] Reconfigurable design automation by high-level exploration [J]. 2012 IEEE 23RD INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP), 2012, : 185 - 188
- [36] AN EXERCISE IN HIGH-LEVEL LANGUAGE ARCHITECTURE DESIGN [J]. PROCEEDINGS OF THE TWENTY-FIRST, ANNUAL HAWAII INTERNATIONAL CONFERENCE ON SYSTEM SCIENCES, VOLS 1-4: ARCHITECTURE TRACK, SOFTWARE TRACK, DECISION SUPPORT AND KNOWLEDGE BASED SYSTEMS TRACK, APPLICATIONS TRACK, 1988, : 50 - 58
- [37] REPOSITORY ENGINEERING DESIGN FOR HIGH-LEVEL WASTE [J]. NUCLEAR ENERGY-JOURNAL OF THE BRITISH NUCLEAR ENERGY SOCIETY, 1982, 21 (04): : 267 - 273
- [38] DESIGN OF CLOCKING SCHEMES IN HIGH-LEVEL SYNTHESIS [J]. MICROPROCESSING AND MICROPROGRAMMING, 1991, 31 (1-5): : 71 - 76
- [39] DESIGN PROBLEMS OF HIGH-LEVEL CONE LOUDSPEAKERS [J]. JOURNAL OF THE AUDIO ENGINEERING SOCIETY, 1977, 25 (05): : 294 - 299