High-Level Support for Pipeline Parallelism on Many-Core Architectures

被引:0
|
作者
Benkner, Siegfried [1 ]
Bajrovic, Enes [1 ]
Marth, Erich [1 ]
Sandrieser, Martin [1 ]
Namyst, Raymond [2 ]
Thibault, Samuel [2 ]
机构
[1] Univ Vienna, Res Grp Sci Comp, A-1010 Vienna, Austria
[2] Univ Bordeaux, LaBRI, INRIA, Talence, France
来源
关键词
LANGUAGE; SYSTEMS;
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
With the increasing architectural diversity of many-core architectures the challenges of parallel programming and code portability will sharply rise. The EU project PEPPHER addresses these issues with a component-based approach to application development on top of a task-parallel execution model. Central to this approach are multi-architectural components which encapsulate different implementation variants of application functionality tailored for different core types. An intelligent runtime system selects and dynamically schedules component implementation variants for efficient parallel execution on heterogeneous many-core architectures. On top of this model we have developed language, compiler and runtime support for a specific class of applications that can be expressed using the pipeline pattern. We propose C/C++ language annotations for specifying pipeline patterns and describe the associated compilation and runtime infrastructure. Experimental results indicate that with our high-level approach performance comparable to manual parallelization can be achieved.
引用
下载
收藏
页码:614 / 625
页数:12
相关论文
共 50 条
  • [1] Analytical-based high-level simulation of the microthreaded many-core architectures
    Uddin, Irfan
    Poss, Raphael
    Jesshope, Chris
    2014 22ND EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING (PDP 2014), 2014, : 344 - 351
  • [2] Cache-based high-level simulation of microthreaded many-core architectures
    Uddin, Irfan
    Poss, Raphael
    Jesshope, Chris
    JOURNAL OF SYSTEMS ARCHITECTURE, 2014, 60 (07) : 529 - 552
  • [3] One-IPC high-level simulation of microthreaded many-core architectures
    Uddin, Irfan
    INTERNATIONAL JOURNAL OF HIGH PERFORMANCE COMPUTING APPLICATIONS, 2017, 31 (02): : 152 - 162
  • [4] Optimizing Streaming Parallelism on Heterogeneous Many-Core Architectures
    Zhang, Peng
    Fang, Jianbin
    Yang, Canqun
    Huang, Chun
    Tang, Tao
    Wang, Zheng
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2020, 31 (08) : 1878 - 1896
  • [5] Chronos-v: a many-core high-level model with support for management techniques
    Weber, Iacana Ianiski
    Dal Zotto, Angelo Elias
    Moraes, Fernando Gehm
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2023, 117 (1-3) : 57 - 71
  • [6] Chronos-v: a many-core high-level model with support for management techniques
    Iaçanã Ianiski Weber
    Angelo Elias Dal Zotto
    Fernando Gehm Moraes
    Analog Integrated Circuits and Signal Processing, 2023, 117 : 57 - 71
  • [7] Scaling the GCR Solver Using a High-Level Stencil Framework on Multi- and Many-Core Architectures
    Ciznicki, Milosz
    Kulczewski, Michal
    Kopta, Piotr
    Kurowski, Krzysztof
    PARALLEL PROCESSING AND APPLIED MATHEMATICS, PPAM 2015, PT II, 2016, 9574 : 594 - 606
  • [8] Architectural Support for Cilk Computations on Many-core Architectures
    Long, Guoping
    Fan, Dongrui
    Zhang, Junchao
    ACM SIGPLAN NOTICES, 2009, 44 (04) : 285 - 286
  • [9] High-Level Test Generation for Processing Elements in Many-Core Systems
    Oyeniran, Adeboye Stephen
    Ubar, Raimund
    Azad, Siavoosh Payandeh
    Raik, Jaan
    2017 12TH INTERNATIONAL SYMPOSIUM ON RECONFIGURABLE COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC), 2017,
  • [10] Exploiting parallelism in many-core architectures: Lattice Boltzmann models as a test case
    Mantovani, F.
    Pivanti, M.
    Schifano, S. F.
    Tripiccione, R.
    24TH IUPAP CONFERENCE ON COMPUTATIONAL PHYSICS (IUPAP-CCP 2012), 2013, 454