High-Level Support for Pipeline Parallelism on Many-Core Architectures

被引:0
|
作者
Benkner, Siegfried [1 ]
Bajrovic, Enes [1 ]
Marth, Erich [1 ]
Sandrieser, Martin [1 ]
Namyst, Raymond [2 ]
Thibault, Samuel [2 ]
机构
[1] Univ Vienna, Res Grp Sci Comp, A-1010 Vienna, Austria
[2] Univ Bordeaux, LaBRI, INRIA, Talence, France
来源
关键词
LANGUAGE; SYSTEMS;
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
With the increasing architectural diversity of many-core architectures the challenges of parallel programming and code portability will sharply rise. The EU project PEPPHER addresses these issues with a component-based approach to application development on top of a task-parallel execution model. Central to this approach are multi-architectural components which encapsulate different implementation variants of application functionality tailored for different core types. An intelligent runtime system selects and dynamically schedules component implementation variants for efficient parallel execution on heterogeneous many-core architectures. On top of this model we have developed language, compiler and runtime support for a specific class of applications that can be expressed using the pipeline pattern. We propose C/C++ language annotations for specifying pipeline patterns and describe the associated compilation and runtime infrastructure. Experimental results indicate that with our high-level approach performance comparable to manual parallelization can be achieved.
引用
下载
收藏
页码:614 / 625
页数:12
相关论文
共 50 条
  • [21] Optimizing Metaheuristics and Hyperheuristics through Multi-level Parallelism on a Many-core System
    Cutillas-Lozano, Jose-Matias
    Gimenez, Domingo
    Garcia, Luis-Pedro
    2016 IEEE 30TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW), 2016, : 786 - 795
  • [22] A Compressive Sensing Algorithm for Many-Core Architectures
    Borghi, A.
    Darbon, J.
    Peyronnet, S.
    Chan, T. F.
    Osher, S.
    ADVANCES IN VISUAL COMPUTING, PT II, 2010, 6454 : 678 - 686
  • [23] A Power Modelling Approach for Many-core Architectures
    Lai, Zhiquan
    Lam, King Tin
    Wang, Cho-Li
    Su, Jinshu
    2014 10TH INTERNATIONAL CONFERENCE ON SEMANTICS, KNOWLEDGE AND GRIDS (SKG), 2014, : 128 - 132
  • [24] Power Gating Clustered Many-Core Architectures
    Musoll, Enric
    JOURNAL OF LOW POWER ELECTRONICS, 2008, 4 (03) : 290 - 300
  • [25] A Study of Leveraging Memory Level Parallelism for DRAM System on Multi-Core/Many-Core Architecture
    Chen, Licheng
    Huang, Yongbing
    Bao, Yungang
    Tan, Guangming
    Cui, Zehan
    Chen, Mingyu
    2013 12TH IEEE INTERNATIONAL CONFERENCE ON TRUST, SECURITY AND PRIVACY IN COMPUTING AND COMMUNICATIONS (TRUSTCOM 2013), 2013, : 1206 - 1215
  • [26] On the Complexity of Mapping Feasibility in Many-Core Architectures
    Schwarzer, Tobias
    Roloff, Sascha
    Richthammer, Valentina
    Khaldi, Rami
    Wildermann, Stefan
    Glass, Michael
    Teich, Juergen
    2018 IEEE 12TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANY-CORE SYSTEMS-ON-CHIP (MCSOC 2018), 2018, : 176 - 183
  • [27] Initial condition for efficient mapping of level set algorithms on many-core architectures
    Gábor János Tornai
    György Cserey
    EURASIP Journal on Advances in Signal Processing, 2014
  • [28] Initial condition for efficient mapping of level set algorithms on many-core architectures
    Tornai, Gabor Janos
    Cserey, Gyoergy
    EURASIP JOURNAL ON ADVANCES IN SIGNAL PROCESSING, 2014,
  • [29] Accelerating Dedispersion Using Many-core Architectures
    Novotny, Jan
    Adamek, Karel
    Clark, M. A.
    Giles, Mike
    Armour, Wes
    ASTROPHYSICAL JOURNAL SUPPLEMENT SERIES, 2023, 269 (01):
  • [30] High-Performance Intrusion Response Planning on Many-Core Architectures
    Iannucci, Stefano
    Chen, Qian
    Abdelwahed, Sherif
    2016 25TH INTERNATIONAL CONFERENCE ON COMPUTER COMMUNICATIONS AND NETWORKS (ICCCN), 2016,