High-level optimization of pipeline design

被引：2

作者：

Campbell, JPL ^{[1
]}

Day, NA ^{[1
]}

机构：

[1] Univ Toronto, Dept Comp Sci, Toronto, ON, Canada

来源：

EIGHTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS | 2003年

关键词：

D O I：

10.1109/HLDVT.2003.1252473

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

We describe an automatic method for synthesizing pipelined processors that optimizes throughput and automatically resolves control and data hazards. We present rules that describe how to resolve hazards based on the data dependencies between functional units. We demonstrate our method by showing optimal pipeline configurations of the DLX.

引用

页码：43 / 48

页数：6

共 50 条

[41] Constraints on the design of a high-level model of cognition
Jones, RM
Laird, JE
[J]. PROCEEDINGS OF THE NINETEENTH ANNUAL CONFERENCE OF THE COGNITIVE SCIENCE SOCIETY, 1997, : 358 - 363
[42] Considering testability during high-level design
Dey, Sujit
Raghunathan, Anand
Roy, Rabindra K.
[J]. Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC, 1998, : 205 - 210
[43] A framework for high-level system design exploration
Dedic, Joze
Finc, Matjaz
Trost, Andrej
[J]. INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2006, 36 (03): : 151 - 160
[44] Design of clocking schemes in high-level synthesis
[J]. Peng, Zebo, 1600, (31): : 1 - 5
[45] ESDA BOOSTS PRODUCTIVITY FOR HIGH-LEVEL DESIGN
MALINIAK, L
[J]. ELECTRONIC DESIGN, 1993, 41 (11) : 125 - &
[46] Considering testability during high-level design
Dey, S
Raghunathan, A
Roy, RK
[J]. PROCEEDINGS OF THE ASP-DAC '98 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1998 WITH EDA TECHNO FAIR '98, 1998, : 205 - 210
[47] High-level graphical abstraction in digital design
Pearson, MW
Lyons, PJ
Apperley, MD
[J]. VLSI DESIGN, 1996, 5 (01) : 101 - 110
[48] Computational Design of High-level Interlocking Puzzles
Chen, Rulin
Wang, Ziqi
Song, Peng
Bickel, Bernd
[J]. ACM TRANSACTIONS ON GRAPHICS, 2022, 41 (04):
[49] DESIGN CONTROL IN A HIGH-LEVEL SYNTHESIS SYSTEM
MOZOS, D
SEPTIEN, J
TIRADO, F
HERMIDA, R
[J]. MICROPROCESSING AND MICROPROGRAMMING, 1992, 34 (1-5): : 93 - 96
[50] High-level Strategy Design in RoboCup Environment
Bodo, Zsofia
Harmati, Istvan
[J]. 2015 16TH IEEE INTERNATIONAL SYMPOSIUM ON COMPUTATIONAL INTELLIGENCE AND INFORMATICS (CINTI), 2015, : 129 - 134

← 1 2 3 4 5 →