Analog and RF performance of doping-less tunnel FETs with Si0.55Ge0.45 source

被引:0
|
作者
Anand, Sunny [1 ]
Sarin, R. K. [1 ]
机构
[1] Dr BR Ambedkar Natl Inst Technol, Dept Elect & Commun Engn, Jalandhar, Punjab, India
关键词
Charge plasma; Doping less TFET (DLTFET); Band to band tunneling (BTBT); Si0.55Ge0.45-source DLTFET; Analog parameters; FIELD-EFFECT TRANSISTOR; LAYER; SIGE;
D O I
10.1007/s10825-016-0859-5
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper reports studies of a doping-less tunnel field-effect transistor (TFET) with a Si0.55Ge0.45 source structure aimed at improving the performance of charge-plasma-based doping-less TFETs. The proposed device achieves an improved ON-state current ( ION similar to 4.88 x 10(-5) A/mu m), an I-ON/I-OFF ratio of 6.91 x 10(12), an average subthreshold slope (AV-SS) of similar to 64.79mV/dec, and a point subthreshold slope (SS) of 14.95 mV/dec. This paper compares the analog and radio of frequency (RF) parameters of this device with those of a conventional doping-less TFET (DLTFET), including the transconductance (gm), transconductance-to-drain-current ratio (g(m)/I-D), output conductance (g(d)), intrinsic gain (A(V)), early voltage (VEA), total gate capacitance (C-gg), and unity-gain frequency (fT). Based on the simulated results, the Si0.55Ge0.45-source DLTFET is found to offer superior analog as well as RF performance.
引用
收藏
页码:850 / 856
页数:7
相关论文
共 50 条
  • [31] Temperature based performance analysis of doping-less Tunnel Field Effect Transistor
    Yadav, Dharmendra Singh
    Sharma, Dheeraj
    Agrawal, Rahul
    Prajapati, Gaurav
    Tirkey, Sukeshni
    Raad, Bhagwan Ram
    Bajaj, Varun
    2017 IEEE INTERNATIONAL CONFERENCE ON INFORMATION, COMMUNICATION, INSTRUMENTATION AND CONTROL (ICICIC), 2017,
  • [32] Implementation of linearly modulated work function AσB1-σgate electrode and Si0.55Ge0.45 N+ pocket doping for performance improvement in gate stack vertical-TFET
    Wadhwa, Girish
    Singh, Jeetendra
    APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 2020, 126 (11):
  • [33] Strained c:Si0.55Ge0.45 with embedded e:Si0.75Ge0.25 S/D IFQW SiGe-pFET for DRAM periphery applications
    Ritzenthaler, R.
    Schram, T.
    Witters, L.
    Mitard, J.
    Spessot, A.
    Caillat, C.
    Hellings, G.
    Eneman, G.
    Aoulaiche, M.
    Na, H. -J.
    Son, Y.
    Noh, K. B.
    Fazan, P.
    Lee, S. -G.
    Collaert, N.
    Mocuta, A.
    Horiguchi, N.
    Thean, A. V. -Y.
    MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2016, 42 : 255 - 258
  • [34] Implementation of linearly modulated work function AσB1−σ gate electrode and Si0.55Ge0.45 N+ pocket doping for performance improvement in gate stack vertical-TFET
    Girish Wadhwa
    Jeetendra Singh
    Applied Physics A, 2020, 126
  • [35] A high-performance doping-less tunnel FET with pocketed architecture: proposal and analysis
    Haneef, Nazia
    Raushan, Mohd Adil
    Bashir, Md Yasir
    Siddiqui, Mohammad Jawaid
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2023, 22 (04) : 954 - 963
  • [36] Band alignments at Hf1-xZrxO2/Si and Hf0.52Zr0.48O2/Si0.55Ge0.45 interfaces
    Peng, Yue
    Han, Genquan
    Xiao, Wenwu
    Liu, Yan
    Li, Qinglong
    Zhang, Chunfu
    Zhang, Jincheng
    Hao, Yue
    SUPERLATTICES AND MICROSTRUCTURES, 2019, 130 : 519 - 527
  • [37] Influence of structural and doping parameter variations on Si and double gate tunnel FETs: An analysis for RF performance enhancement
    Poorvasha, S.
    Lakshmi, B.
    PRAMANA-JOURNAL OF PHYSICS, 2018, 91 (01):
  • [38] A high-performance doping-less tunnel FET with pocketed architecture: proposal and analysis
    Nazia Haneef
    Mohd Adil Raushan
    Md Yasir Bashir
    Mohammad Jawaid Siddiqui
    Journal of Computational Electronics, 2023, 22 : 954 - 963
  • [39] NBTI in Si0.55Ge0.45 cladding p-FinFETs: porting the superior reliability from planar to 3D architectures
    Franco, Jacopo
    Kaczer, Ben
    Roussel, Philippe J.
    Bury, Erik
    Mertens, Hans
    Ritzenthaler, Romain
    Grasser, Tibor
    Horiguchi, Naoto
    Thean, Aaron
    Groeseneken, Guido
    2015 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2015,
  • [40] Improved Performance of Junction less Tunnel FETs with Source/Channel Heterostructure
    Gundapaneni, Suresh
    Konar, Aniruddha
    Bajaj, Mohit
    Murali, K. V. R. M.
    PHYSICS OF SEMICONDUCTOR DEVICES, 2014, : 289 - 290