Diagnostic test pattern generation for sequential circuits

被引：23
|
作者：
Hartanto, I
Boppana, V
Patel, JH
Fuchs, WK
机构：
来源：
15TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS | 1997年
关键词：
D O I：
10.1109/VTEST.1997.600264
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A method to perform diagnostic test generation in sequential circuits by modifying a conventional test generator is presented. The method utilizes circuit netlist modification along with a forced value at a primary input in the modified circuit. Techniques to reduce the computational effort for diagnostic test pattern generation in sequential circuits are also presented. Speed-up of the diagnostic ATPG process is achieved by the identification of states that are impossible to justify with three-valued logic.
引用
收藏
页码：196 / 202
页数：7
相关论文
共 50 条
  • [41] A comparative analysis of bio-inspired optimization algorithms for automated test pattern generation in sequential circuits
    Alateeq, Majed
    Pedrycz, Witold
    [J]. APPLIED SOFT COMPUTING, 2021, 101
  • [42] A single input change test pattern generator for sequential circuits
    Liang, Feng
    Lei, ShaoChong
    Shao, ZhiBiao
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2008, E91C (08) : 1365 - 1370
  • [43] Test Pattern Selection and Compaction for Sequential Circuits in an HDL Environment
    Haghbayan, M. H.
    Karamati, S.
    Javaheri, F.
    Navabi, Z.
    [J]. 2010 19TH IEEE ASIAN TEST SYMPOSIUM (ATS 2010), 2010, : 53 - 56
  • [44] SELF-TEST OF SEQUENTIAL-CIRCUITS WITH DETERMINISTIC TEST PATTERN SEQUENCES
    KUNZMANN, A
    BOEHLAND, F
    [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1994, 5 (2-3): : 307 - 312
  • [45] Test Pattern Generation for the Combinational Representation of Asynchronous Circuits
    Dobai, Roland
    Gramatova, Elena
    [J]. PROCEEDINGS OF THE 13TH IEEE SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2010, : 323 - 328
  • [46] A discussion on test pattern generation for FPGA - Implemented circuits
    Renovell, M
    Portal, JM
    Faure, P
    Figueras, J
    Zorian, Y
    [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2001, 17 (3-4): : 283 - 290
  • [47] A Discussion on Test Pattern Generation for FPGA—Implemented Circuits
    M. Renovell
    J.M. Portal
    P. Faure
    J. Figueras
    Y. Zorian
    [J]. Journal of Electronic Testing, 2001, 17 : 283 - 290
  • [48] Automatic test pattern generation for industrial circuits with restrictors
    Konijnenburg, MH
    vanderLinden, JT
    vandeGoor, AJ
    [J]. MICROELECTRONICS JOURNAL, 1995, 26 (07) : 635 - 645
  • [49] Test Pattern Generation Effort Evaluation of Reversible Circuits
    Kole, Abhoy
    Wille, Robert
    Datta, Kamalika
    Sengupta, Indranil
    [J]. REVERSIBLE COMPUTATION, RC 2017, 2017, 10301 : 162 - 175
  • [50] Automated test pattern generation for analog integrated circuits
    Verhaegen, W
    VanderPlas, G
    Gielen, G
    [J]. 15TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1997, : 296 - 301
12345