共 50 条
- [41] High Test Quality in Low Pin Count Applications [J]. 2008 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2008, : 1056 - 1056
- [42] LSI Packaging Development for High-end CPU Built into Supercomputer [J]. 2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2011, : 2028 - 2032
- [43] CASE FOR MULTICHIP LSI PACKAGING OF HIGH-RELIABILITY MILITARY ELECTRONICS [J]. IEEE TRANSACTIONS ON PARTS HYBRIDS AND PACKAGING, 1976, 12 (04): : 288 - 292
- [44] High Mobility Channel CMOS Technologies for Realizing High Performance LSI's [J]. PROCEEDINGS OF THE IEEE 2009 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2009, : 153 - 160
- [45] ALTERNATIVES TO HIGH LEAD-COUNT PACKAGING AND INTERCONNECTION [J]. AMERICAN CERAMIC SOCIETY BULLETIN, 1981, 60 (09): : 932 - 932
- [46] CARRIER AND SOCKET TECHNOLOGY FOR HIGH PIN COUNT QFP PACKAGES [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY PART A, 1995, 18 (01): : 136 - 141
- [47] Achieving high test quality with reduced pin count testing [J]. 14TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2005, : 312 - 317
- [49] High-frequency IC packaging technologies [J]. 2003 INTERNATIONAL CONFERENCE INDIUM PHOSPHIDE AND RELATED MATERIALS, CONFERENCE PROCEEDINGS, 2003, : 227 - 230
- [50] Packaging technologies for high temperature electronics in vehicles [J]. VDI Berichte, 2003, (1789): : 4107 - 4116