High-pin-count packaging technologies for LSI devices

被引：0
|
作者：
Tomita, Y
Ueda, N
机构：
来源：
MITSUBISHI ELECTRIC ADVANCE | 1996年 / 75卷
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：36 / 37
页数：2
相关论文
共 50 条
  • [21] Experience in HBM ESD testing of high pin count devices
    Brodbeck, Tilo
    Gaertner, Reinhold
    [J]. MICROELECTRONICS RELIABILITY, 2007, 47 (07) : 1025 - 1029
  • [22] Investigation on device characteristics of MOSFET transistor placed under bond pad for high-pin-count SOC applications
    Ker, MD
    Peng, JH
    [J]. IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2004, 27 (03): : 452 - 460
  • [23] Abnormal ESD failure mechanism in high-pin-count BGA packaged ICs due to stressing nonconnected balls
    Lo, WY
    Ker, MD
    [J]. IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2004, 4 (01) : 24 - 31
  • [24] Technology options for next-generation high pin count RF packaging
    Polka, Lesley A.
    Hsu, Rockwell
    Myers, Todd B.
    Chen, Jing H.
    Bao, Andy
    Hsieh, Cheng-Chieh
    Davies-Venn, Emile
    Palmer, Eric
    [J]. 57TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2007 PROCEEDINGS, 2007, : 1000 - +
  • [25] Wire Bonding Looping Solutions for Advanced High Pin Count Devices
    Qin, Ivy
    Milton, Basil
    Schulze, Gary
    Cuong Huynh
    Chylak, Bob
    Wong, Nelson
    [J]. 2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 614 - 621
  • [26] Crosstalk and SSO noise minimize optimization of high speed and high-pin-count 3D PKG-VERTICAL CONNECTION UNIT
    Ma, Shineng
    Yu, Xiang
    Bai, Ye
    Qian, Kaiyou
    Chiu, Chin-Tien
    [J]. 2016 11TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT-IAAC 2016), 2016, : 188 - 190
  • [27] Test structure and verification on the MOSFET under bond pad for area-efficient I/O layout in high-pin-count SOCIC's
    Ker, MD
    Peng, JJ
    Jiang, HC
    [J]. ICMTS 2003: PROCEEDINGS OF THE 2003 INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES, 2003, : 161 - 166
  • [28] Assembly and Packaging Technologies for High-Temperature and High-Power GaN Devices
    Bajwa, Adeel Ahmad
    Qin, Yangyang
    Reiner, Richard
    Quay, Ruediger
    Wilde, Juergen
    [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2015, 5 (10): : 1402 - 1416
  • [29] PACKAGING TECHNOLOGY FOR HEMT LSI DEVICES OPERATED IN LIQUID-NITROGEN
    AOKI, S
    IMANAKA, Y
    YOKOUCHI, K
    KAMEHARA, N
    [J]. IEICE TRANSACTIONS ON COMMUNICATIONS ELECTRONICS INFORMATION AND SYSTEMS, 1991, 74 (08): : 2317 - 2322
  • [30] IMPACT OF LSI ON HIGH-SPEED COMPUTER PACKAGING
    CHIBA, T
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1978, 27 (04) : 319 - 325
12345