Low power dual-port CMOS SRAM macro design

被引：0
|
作者：
Wang, H
Liu, PC
Lau, KT
机构：
[1] Microelectronics Center, Sch. of Elec. and Electron. Eng., Nanyang Technological University
来源：
ELECTRONICS LETTERS | 1996年 / 32卷 / 15期
关键词：
integrated memory circuits; CMOS integrated circuits;
D O I：
10.1049/el:19960907
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A novel low power dual-port CMOS SRAM structure is described. The inherent low power advantage is obtained by using current-mode rather than voltage-mode signal transmission. The design of this new dual-port memory cell and current-mode sense amplifier is based on 0.5 mu m, 5V CMOS logic process technology. HSPICE simulations show that the circuits can operate at high speed even if the supply voltage is reduced to 2V. The dual-port memory cell is most suitable for the design of FIFO buffers.
引用
收藏
页码：1354 / 1356
页数：3
相关论文
共 50 条
  • [1] Low power dual-port CMOS SRAM macro design
    Microelectronics Center, Sch. of Elec. and Electron. Eng., Nanyang Technological University, Singapore 639798, Singapore
    Electron Lett, 15 (1354-1356):
  • [2] Low-power dual-port asynchronous CMOS SRAM design techniques
    Soon-Hwei, Tan
    Poh-Yee, Loh
    Sulaiman, Mohd-Shahiman
    Yusoff, Zubaida
    INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2007, 37 (02): : 87 - 93
  • [3] A controllable low-power dual-port embedded SRAM for DSP processor
    Yang, Hao-, I
    Chang, Ming-Hung
    Lin, Tay-Jyi
    Ou, Shih-Hao
    Deng, Siang-Sen
    Liu, Chih-Wei
    Hwang, Wei
    MTTD 2007 TAIPEI: PROCEEDINGS OF 2007 IEEE INTERNATIONAL WORKSHOP ON MEMORY TECHNOLOGY, DESIGN, AND TESTING (MTD '07), 2008, : 27 - +
  • [4] TFET/CMOS Hybrid Pseudo Dual-Port SRAM for Scratchpad Applications
    Gupta, N.
    Makosiej, A.
    Thomas, O.
    Amara, A.
    Vladimirescu, A.
    Anghel, C.
    2015 JOINT INTERNATIONAL EUROSOI WORKSHOP AND INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (EUROSOI-ULIS), 2015, : 209 - 212
  • [5] A SOI Multi-VDD Dual-Port SRAM Macro for Serial Access Applications
    Shibata, Nobutaro
    Watanabe, Mayumi
    Ishihara, Takako
    IEICE TRANSACTIONS ON ELECTRONICS, 2017, E100C (11): : 1061 - 1068
  • [6] New Stable Loadless 6T Dual-Port SRAM Cell Design
    Ganguly, Antara
    Goyal, Sangeeta
    Bhatia, Sneha
    Grover, Anuj
    2016 20TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2016,
  • [7] 2RW Dual-port SRAM Design Challenges in Advanced Technology Nodes
    Nii, Koji
    Yabuuchi, Makoto
    Yokoyama, Yoshisato
    Ishii, Yuichiro
    Okagaki, Takeshi
    Morimoto, Masao
    Tsukamoto, Yasumasa
    Tanaka, Koji
    Tanaka, Miki
    Tanaka, Shinji
    2015 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2015,
  • [8] FPGA family combines fast logic and dual-port SRAM
    EDN, 15 (14):
  • [9] SPECIALTY SRAM COMBINES BEST OF DUAL-PORT SRAMS AND FIFOS
    CHILD, J
    COMPUTER DESIGN, 1993, 32 (06): : 34 - +
  • [10] DUAL-PORT RAM IN CMOS STORES 256 BYTES
    BURSKY, D
    ELECTRONIC DESIGN, 1984, 32 (02) : 194 - 194
12345