共 50 条
- [41] Characterization of RNS Multiply-Add Units for Power Efficient DSP 2015 IEEE 58TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2015,
- [42] A Fully Parameterizable Low Power Design of Vector Fused Multiply-Add Using Active Clock-Gating Techniques ISLPED '16: PROCEEDINGS OF THE 2016 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2016, : 362 - 367
- [43] Scalar fused multiply-add instructions produce floating-point matrix arithmetic provably accurate to the penultimate digit ACM TRANSACTIONS ON MATHEMATICAL SOFTWARE, 2003, 29 (01): : 27 - 48
- [44] Design of Low-Cost High-performance Floating-point Fused Multiply-Add with Reduced Power 23RD INTERNATIONAL CONFERENCE ON VLSI DESIGN, 2010, : 206 - 211
- [46] A Multiple-Precision Multiply and Accumulation Design with Multiply-Add Merged Strategy for AI Accelerating 2021 26TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2021, : 229 - 234
- [47] Residue Arithmetic for Designing Low-Power Multiply-Add Units INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2011, 6448 : 31 - 40
- [48] Enhanced Floating-Point Multiply-Add with Full Denormal Support 2023 IEEE 30TH SYMPOSIUM ON COMPUTER ARITHMETIC, ARITH 2023, 2023, : 143 - 150
- [49] Residue Arithmetic for Variation-Tolerant Design of Multiply-Add Units INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2010, 5953 : 26 - 35
- [50] Low-precision DSP-based floating-point multiply-add fused for Field Programmable Gate Arrays IET COMPUTERS AND DIGITAL TECHNIQUES, 2014, 8 (04): : 187 - 197