共 50 条
- [21] Binary matrices, decomposition and multiply-add architectures IMAGE PROCESSING: ALGORITHMS AND SYSTEMS II, 2003, 5014 : 111 - 122
- [23] Leading zero anticipation for latency improvement in floating-point fused multiply-add units 2005 6th International Conference on ASIC Proceedings, Books 1 and 2, 2005, : 128 - 131
- [24] Implementation of Low Power and Area Efficient Floating-Point Fused Multiply-Add Unit PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON SOFT COMPUTING SYSTEMS, ICSCS 2015, VOL 1, 2016, 397 : 329 - 342
- [25] Complex multiply-add and other related operators ADVANCED SIGNAL PROCESSING ALGORITHMS, ARCHITECTURES, AND IMPLEMENTATIONS XVII, 2007, 6697
- [26] Floating-point fused multiply-add: Reduced latency for floating-point addition 17TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 2005, : 42 - 51
- [27] Energy Efficient Speed-Independent 64-bit Fused Multiply-Add Unit PROCEEDINGS OF THE 2019 IEEE CONFERENCE OF RUSSIAN YOUNG RESEARCHERS IN ELECTRICAL AND ELECTRONIC ENGINEERING (EICONRUS), 2019, : 1709 - 1714
- [28] MIXED PRECISION BLOCK FUSED MULTIPLY-ADD: ERROR ANALYSIS AND APPLICATION TO GPU TENSOR CORES SIAM JOURNAL ON SCIENTIFIC COMPUTING, 2020, 42 (03): : C124 - C141
- [30] A Low-Power Approximate Multiply-Add Unit 2019 2ND INTERNATIONAL SYMPOSIUM ON DEVICES, CIRCUITS AND SYSTEMS (ISDCS 2019), 2019,