共 50 条
- [31] Self-Timed Multiplier for Multiply-Add Unit PROCEEDINGS OF THE 2016 IEEE NORTH WEST RUSSIA SECTION YOUNG RESEARCHERS IN ELECTRICAL AND ELECTRONIC ENGINEERING CONFERENCE (ELCONRUSNW), 2016, : 349 - 352
- [33] A new architecture for multiple-precision floating-point multiply-add fused unit design 18TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 2007, : 69 - +
- [34] Multiple-Mode Floating-Point Multiply-Add Fused Unit for Trading Accuracy with Power Consumption 2013 IEEE/ACIS 12TH INTERNATIONAL CONFERENCE ON COMPUTER AND INFORMATION SCIENCE (ICIS), 2013, : 429 - 435
- [36] Correctly Rounded Constant Integer Division via Multiply-Add 2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 1243 - 1246
- [37] Modeling and synthesis of a modified floating point Fused Multiply-Add (FMA) Arithmetic Unit using VHDL and FPGAs CDES '05: Proceedings of the 2005 International Conference on Computer Design, 2005, : 136 - 142
- [38] A Decimal Floating-point Fused Multiply-Add Unit with a Novel Decimal Leading-zero Anticipator ASAP 2011 - 22ND IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP 2011), 2011, : 43 - 50
- [40] Dynamic Delay Variation Behaviour of RNS multiply-add Architectures 2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 1978 - 1981