Floating-gate CMOS analog memory cell array

被引:0
|
作者
Harrison, RR [1 ]
Hasler, P [1 ]
Minch, BA [1 ]
机构
[1] CALTECH, Computat & Neural Syst Program 13974, Pasadena, CA 91125 USA
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
The complexity of analog VLSI systems is often limited by the number of pins on a chip rather than by the die area. Currently, many analog parameters and biases are stored off chip. Moving parameter storage on chip could save pins and allow us to create complex programmable analog systems. In this paper, we present a design for an on-chip non-volatile analog memory cell that can be configured in addressable arrays and programmed easily. We use floating-gate MOS transistors to store charge, and we use the processes of tunneling and hot-electron injection to program values. We achieve greater than 13-bit precision with no crosstalk between memory cells.
引用
收藏
页码:A204 / A207
页数:4
相关论文
共 50 条
  • [21] An analog floating-gate node for supervised learning
    Hasler, P
    Dugger, J
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2005, 52 (05) : 834 - 845
  • [22] Accurate programming of analog floating-gate arrays
    Smith, PD
    Kucic, M
    Hasler, P
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V, PROCEEDINGS, 2002, : 489 - 492
  • [23] Varactor-driven Temperature Compensation of CMOS Floating-gate Current Memory
    Gu, Ming
    Chakrabartty, Shantanu
    2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 2095 - 2098
  • [24] A floating-gate technology for digital CMOS processes
    Minch, BA
    Hasler, P
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2: ANALOG AND DIGITAL CIRCUITS, 1999, : 400 - 403
  • [25] Analog CMOS implementation of a CNN-based locomotion controller with floating-gate devices
    Nakada, K
    Asai, T
    Amemiya, Y
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2005, 52 (06) : 1095 - 1103
  • [26] A Floating-Gate Memory Cell for Continuous-Time Programming
    Rumberg, Brandon
    Graham, David W.
    2012 IEEE 55TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2012, : 214 - 217
  • [27] Programmable CMOS CNN cell based on floating-gate inverter unit
    Molinar-Solis, Jesus E.
    Gomez-Castaneda, Felipe
    Moreno-Cadenas, Jose A.
    Ponce-Ponce, Victor H.
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2007, 49 (01): : 207 - 216
  • [28] A NONVOLATILE ANALOG NEURAL MEMORY USING FLOATING-GATE MOS-TRANSISTORS
    YANG, H
    SHEU, BJ
    LEE, JC
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1992, 2 (01) : 19 - 25
  • [29] A Floating-Gate Analog Memory with Bidirectional Sigmoid Updates in a Standard Digital Process
    Lu, Junjie
    Holleman, Jeremy
    2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 1600 - 1603
  • [30] Programmable CMOS CNN Cell Based on Floating-gate Inverter Unit
    Jesus E. Molinar-Solis
    Felipe Gomez-Castaneda
    Jose A. Moreno-Cadenas
    Victor H. Ponce-Ponce
    The Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology, 2007, 49 : 207 - 216