Floating-gate CMOS analog memory cell array

被引:0
|
作者
Harrison, RR [1 ]
Hasler, P [1 ]
Minch, BA [1 ]
机构
[1] CALTECH, Computat & Neural Syst Program 13974, Pasadena, CA 91125 USA
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
The complexity of analog VLSI systems is often limited by the number of pins on a chip rather than by the die area. Currently, many analog parameters and biases are stored off chip. Moving parameter storage on chip could save pins and allow us to create complex programmable analog systems. In this paper, we present a design for an on-chip non-volatile analog memory cell that can be configured in addressable arrays and programmed easily. We use floating-gate MOS transistors to store charge, and we use the processes of tunneling and hot-electron injection to program values. We achieve greater than 13-bit precision with no crosstalk between memory cells.
引用
收藏
页码:A204 / A207
页数:4
相关论文
共 50 条
  • [31] RASP 2.8: A New Generation of Floating-gate based Field Programmable Analog Array
    Basu, Arindam
    Twigg, Christopher M.
    Brink, Stephen
    Hasler, Paul
    Petre, Csaba
    Ramakrishnan, Shubha
    Koziol, Scott
    Schlottmann, Craig
    PROCEEDINGS OF THE IEEE 2008 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2008, : 213 - +
  • [32] Parallel programming of an ionic floating-gate memory array for scalable neuromorphic computing
    Fuller, Elliot J.
    Keene, Scott T.
    Melianas, Armantas
    Wang, Zhongrui
    Agarwal, Sapan
    Li, Yiyang
    Tuchman, Yaakov
    James, Conrad D.
    Marinella, Matthew J.
    Yang, J. Joshua
    Salleo, Alberto
    Talin, A. Alec
    SCIENCE, 2019, 364 (6440) : 570 - +
  • [33] Compact Floating-gate Learning Array with STDP
    Pankaala, Mikko
    Laiho, Mika
    Hasler, Paul
    IJCNN: 2009 INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS, VOLS 1- 6, 2009, : 2091 - +
  • [34] Low-voltage floating-gate CMOS buffer
    Oezalevli, Erhar
    Qureshi, Muhammad S.
    Hasler, Paul E.
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 1872 - +
  • [35] Continuous-Time Programming of Floating-Gate Transistors for Nonvolatile Analog Memory Arrays
    Rumberg, Brandon
    Clites, Spencer
    Abulaiha, Haifa
    DiLello, Alexander
    Graham, David
    JOURNAL OF LOW POWER ELECTRONICS AND APPLICATIONS, 2021, 11 (01) : 1 - 21
  • [36] Cryogenic Floating-Gate CMOS Circuits for Quantum Control
    Hasler J.
    Dick N.
    Das K.
    Degnan B.
    Moini A.
    Reilly D.
    IEEE Transactions on Quantum Engineering, 2021, 2
  • [37] A very high precision 500-nA CMOS floating-gate analog voltage reference
    Ahuja, BK
    Vu, H
    Laber, CA
    Owen, WH
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (12) : 2364 - 2372
  • [38] Analog floating-gate technology: Comes into its own
    Rako, Paul
    EDN, 2009, 54 (25) : 29 - 35
  • [39] ANALOG FLOATING-GATE TECHNOLOGY COMES INTO ITS OWN
    Rako, Paul
    EDN, 2009, 54 (24) : 29 - 35
  • [40] Semiconductor nanocrystal floating-gate memory devices
    Dimitrakis, P
    Normand, P
    MATERIALS AND PROCESSES FOR NONVOLATILE MEMORIES, 2005, 830 : 203 - 216