An analog floating-gate node for supervised learning

被引:31
|
作者
Hasler, P [1 ]
Dugger, J [1 ]
机构
[1] Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA
关键词
adaptive node; analog systems; floating-gate circuits; least mean square (LMS); supervised learning;
D O I
10.1109/TCSI.2005.846663
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We present an improved analog floating-gate pFET synapse that implements a supervised learning algorithm similar to the least mean square (LMS) learning rule. Weight decay plays a key role in several learning rules; this floating-gate synapse exhibits this behavior. We examine implications of the weight decay appearing in the correlation learning rule realized in. the floating-gate synapse and provide experimental data characterizing the synapse and its performance in one-input and two-input LMS networks. Analog floating-gate synapses will enable larger-scale, on-chip learning networks than previously possible.
引用
收藏
页码:834 / 845
页数:12
相关论文
共 50 条
  • [1] Supervised learning in a two-input analog floating-gate node
    Dugger, J
    Hasler, P
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 5, PROCEEDINGS, 2004, : 756 - 759
  • [2] A continuously-adapting analog node using floating-gate synapses
    Dugger, J
    Hasler, P
    PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 2000, : 1058 - 1061
  • [3] A supervised neural network layer of continuously adapting, analog floating-gate nodes
    Dugger, J
    Srinivasan, V
    Hasler, P
    CONFERENCE RECORD OF THE THIRTY-SEVENTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 2003, : 2031 - 2035
  • [4] Accurate programming of analog floating-gate arrays
    Smith, PD
    Kucic, M
    Hasler, P
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V, PROCEEDINGS, 2002, : 489 - 492
  • [5] Competitive learning with floating-gate circuits
    Hsu, D
    Figueroa, M
    Diorio, C
    IEEE TRANSACTIONS ON NEURAL NETWORKS, 2002, 13 (03): : 732 - 744
  • [6] A FLOATING-GATE ANALOG MEMORY DEVICE FOR NEURAL NETWORKS
    FUJITA, O
    AMEMIYA, Y
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1993, 40 (11) : 2029 - 2055
  • [7] Floating-gate CMOS analog memory cell array
    Harrison, RR
    Hasler, P
    Minch, BA
    ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : A204 - A207
  • [8] Analog floating-gate technology: Comes into its own
    Rako, Paul
    EDN, 2009, 54 (25) : 29 - 35
  • [9] ANALOG FLOATING-GATE TECHNOLOGY COMES INTO ITS OWN
    Rako, Paul
    EDN, 2009, 54 (24) : 29 - 35
  • [10] AN ANALOG TRIMMING CIRCUIT BASED ON A FLOATING-GATE DEVICE
    SACKINGER, E
    GUGGENBUHL, W
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1988, 23 (06) : 1437 - 1440