Proximity effects correction for sub-10nm patterning node

被引:0
|
作者
Jedrasik, Piotr [1 ]
Tsunoda, Dai [2 ]
Shoji, Masahiro [2 ]
Tsunoe, Hiroyuki [2 ]
机构
[1] Chalmers Univ Technol, Nanofabricat Lab, MC2,Kemivagen 7, SE-41296 Gothenburg, Sweden
[2] Nippon Control Syst Co, Kouhoku, Kanagawa 2220033, Japan
关键词
PATACON PC-Cluster; E-Beam; PEC; MC-Simulation; HSQ; JBX-9300FS; CHARIOT; HYDROGEN SILSESQUIOXANE; RESIST;
D O I
10.1117/12.848337
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this communication, we report on our experimental results from the research focused on the application of the electron beam direct writing in the nanometer range. Special care is taken to analyze the forward scattering spread and its influence on the pattering fidelity for patterns with the dimensions in the sub-10nm region. We model, simulate and discuss several different cases of the strategy used in the pattern writing. The sub-pixel address grid is used and the energy beam distribution is analyzed with 1 angstrom resolution. The pre-compensated energy distribution is analyzed from its slope cross-sectional point of view. Additionally, the field factor correction (FFC) dose compensation, the correctness of the built-in FFC compensation for the sub-10nm regime, and its influence on the writing speed is discussed. We map the pre-compensated energy distribution used for the pattern exposure to the developed resist profile modeled by the spline approximation of the experimentally acquired resist contrast curve. The newly established development process for the hydrogen silsesquioxane (HSQ) resist has been tested and applied in its optimal way. Successful sub-10nm patterning with the dimension controllability better than 5% of the critical dimension (CD) was achieved. The experimental setup use JBX-9300FS (used @ 100keV) as the exposure tool, and the HSQ (XR-1541) as the resist. The energy intensity distribution (EID) function used for the proximity effects compensation is calculated by CHARIOT simulation engine.
引用
收藏
页数:12
相关论文
共 50 条
  • [31] Sub-10nm junction in InGaAs with sulfur mono-layer doping
    Loh, W. -Y.
    Wang, W. -E
    Hill, R. J. W.
    Barnett, J.
    Yum, J. H.
    Lysagth, P.
    Price, J.
    Hung, P. Y.
    Kirsch, P. D.
    Jammy, R.
    [J]. 2013 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS (VLSI-TSA), 2013,
  • [32] Hybrid gold/DNA nanowire circuit with sub-10nm nanostructure arrays
    Choi, Jong Seob
    Park, Hye Bin
    Tsui, Jonathan H.
    Hong, Byungyou
    Kim, Deok-Ho
    Kim, Hyung Jin
    [J]. MICROSYSTEMS & NANOENGINEERING, 2020, 6 (01)
  • [33] Mechanically tunable sub-10nm metal gap by stretching PDMS substrate
    Liu, Wenjie
    Shen, Yang
    Xiao, Guohui
    She, Xiaoyi
    Wang, Jianfang
    Jin, Chongjun
    [J]. NANOTECHNOLOGY, 2017, 28 (07)
  • [34] Sub-10nm patterns defined by electron beam lithography and molecular liftoff
    Gao, Bo
    Bernstein, Gary
    Lieberman, Marya
    [J]. ABSTRACTS OF PAPERS OF THE AMERICAN CHEMICAL SOCIETY, 2006, 231
  • [35] Impact of Pad Material Properties on CMP Performance for Sub-10nm Technologies
    Khanna, Aniruddh J.
    Kakireddy, Raghava
    Jawali, Puneet
    Chockalingam, Ashwin
    Redfield, Daniel
    Bajaj, Rajeev
    Fung, Jason
    Cornejo, Mario
    Yamamura, Mayu
    Yuan, Zhibo
    Orilall, Chris
    Fu, Boyi
    Ganapathi, Gana
    Redeker, Fred C.
    Patibandla, Nag B.
    [J]. ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2019, 8 (05) : P3063 - P3068
  • [36] A study of fabrication techniques for sub-10nm thin undulated polysilicon films
    Badila, D
    Ecoffey, S
    Bouvet, D
    Ionescu, AM
    [J]. 2003 INTERNATIONAL SEMICONDUCTOR CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2003, : 95 - 98
  • [37] Towards High Performance Sub-10nm finW Bulk FinFET Technology
    Chiarella, T.
    Kubicek, S.
    Rosseel, E.
    Ritzenthaler, R.
    Hikavyy, A.
    Eyben, P.
    De Keersgieter, A.
    Ragnarsson, L-A.
    Kim, M. -S
    Chew, S. -A
    Schram, T.
    Demuynck, S.
    Cupak, M.
    Rijnders, L.
    Dehan, M.
    Horiguchi, N.
    Mitard, J.
    Mocuta, D.
    Mocuta, A.
    Thean, A. V-Y.
    [J]. 2016 46TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC), 2016, : 131 - 134
  • [38] Machine Learning-enhanced Multi-dimensional Co-Optimization of Sub-10nm Technology Node Options
    Ceyhan, A.
    Quijas, J.
    Jain, S.
    Liu, H. -Y
    Gifford, W. E.
    Chakravarty, S.
    [J]. 2019 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2019,
  • [39] Cold-bonding in sub-10nm indium tin oxide nanorods
    Neng, Wan
    Tao, Lin
    Jun, Xu
    [J]. NANOTECHNOLOGY, 2016, 27 (16)
  • [40] Will Self-heating be Seriously Problematic in Sub-10nm Technology Nodes ?
    Zhao, Yi
    Qu, Yiming
    Chen, Bing
    [J]. 2018 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2018,