Impact of Pad Material Properties on CMP Performance for Sub-10nm Technologies

被引:13
|
作者
Khanna, Aniruddh J. [1 ]
Kakireddy, Raghava [1 ]
Jawali, Puneet [1 ]
Chockalingam, Ashwin [1 ]
Redfield, Daniel [1 ]
Bajaj, Rajeev [1 ]
Fung, Jason [1 ]
Cornejo, Mario [1 ]
Yamamura, Mayu [1 ]
Yuan, Zhibo [1 ]
Orilall, Chris [1 ]
Fu, Boyi [1 ]
Ganapathi, Gana [1 ]
Redeker, Fred C. [1 ]
Patibandla, Nag B. [1 ]
机构
[1] Appl Mat Inc, Sunnyvale, CA 94085 USA
关键词
GALVANIC CORROSION; POLISHING PAD; TEMPERATURE; SLURRY;
D O I
10.1149/2.0121905jss
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
It is well known that chemical mechanical polishing (CMP) pads play a dominant role in the overall performance of the polishing process. It is critical to have a fundamental understanding of the impact of the change in the pad mechanical properties on the CMP performance. The stabilization of material removal rates and planarization efficiency (PE) are demonstrated by modification of pad mechanical properties such as storage modulus. For all the pads, removal rate and PE values are compared between wafers polished for a longer time (90 seconds) versus shorter time (15 seconds). It is concluded that for longer polish time, higher removal rate and lower PE results from a drop in the storage modulus. This decrease in the storage modulus is a consequence of an increase in the polish temperature with time. Results indicate that by minimizing the change in storage modulus with temperature, the impact of longer polish time on CMP performance can be minimized. (C) The Author(s) 2019. Published by ECS.
引用
收藏
页码:P3063 / P3068
页数:6
相关论文
共 50 条
  • [1] Resiliency Challenges in sub-10nm Technologies
    Aitken, Rob
    Cannon, Ethan H.
    Pant, Mondira
    Tahoori, Mehdi B.
    [J]. 2015 IEEE 33RD VLSI TEST SYMPOSIUM (VTS), 2015,
  • [2] Sub-10nm nanopantography
    Tian, Siyuan
    Donnelly, Vincent M.
    Ruchhoeft, Paul
    Economou, Demetre J.
    [J]. APPLIED PHYSICS LETTERS, 2015, 107 (19)
  • [3] Extension of patterning technologies down to sub-10nm half pitch
    Mimotogi, Shoji
    [J]. ADVANCED ETCH TECHNOLOGY FOR NANOPATTERNING II, 2013, 8685
  • [4] New Lithography Technology for Sub-10nm Patterning with Shrinking Organic Material
    Morita, Seiji
    [J]. ALTERNATIVE LITHOGRAPHIC TECHNOLOGIES VI, 2014, 9049
  • [5] Towards High Performance Sub-10nm finW Bulk FinFET Technology
    Chiarella, T.
    Kubicek, S.
    Rosseel, E.
    Ritzenthaler, R.
    Hikavyy, A.
    Eyben, P.
    De Keersgieter, A.
    Ragnarsson, L-A.
    Kim, M. -S
    Chew, S. -A
    Schram, T.
    Demuynck, S.
    Cupak, M.
    Rijnders, L.
    Dehan, M.
    Horiguchi, N.
    Mitard, J.
    Mocuta, D.
    Mocuta, A.
    Thean, A. V-Y.
    [J]. 2016 46TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC), 2016, : 131 - 134
  • [6] Post-CMP Cleaning of InGaAs Surface for the Removal of Nanoparticle Contaminants for Sub-10nm Device Applications
    Choi, In-Chan
    Kim, Hyun-Tae
    Yerriboina, Nagendra Prasad
    Lee, Jung-Hwan
    Teugels, Lieve
    Kim, Tae-Gon
    Park, Jin-Goo
    [J]. ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2019, 8 (05) : P3028 - P3034
  • [7] Megasonic cleaning strategy for sub-10nm photomasks
    Hsu, Jyh-Wei
    Samayoa, Martin
    Dress, Peter
    Dietze, Uwe
    Ma, Ai-Jay
    Lin, Chia-Shih
    Lai, Rick
    Chang, Peter
    Tuo, Laurent
    [J]. PHOTOMASK TECHNOLOGY 2016, 2016, 9985
  • [8] FinFET based SRAMs in Sub-10nm domain
    Mohammed, Mahmood Uddin
    Nizam, Athiya
    Ali, Liaquat
    Chowdhury, Masud H.
    [J]. MICROELECTRONICS JOURNAL, 2021, 114
  • [9] Investigation of Performance Limiting Factors of sub-10nm III-V FinFETs
    Feng, Peijie
    Narayanan, Sudarshan
    Pandey, Shesh Mani
    Sahu, Bhagawan
    Benistant, Francis
    Towie, Ewan
    Alexander, Craig
    Amoroso, Salvatore M.
    Asenov, Asen
    [J]. 2015 JOINT INTERNATIONAL EUROSOI WORKSHOP AND INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (EUROSOI-ULIS), 2015, : 105 - 108
  • [10] Pushing Multiple Patterning in Sub-10nm: Are We Ready?
    Pan, David Z.
    Liebmann, Lars
    Yu, Bei
    Xu, Xiaoqing
    Lin, Yibo
    [J]. 2015 52ND ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2015,