CARS: A new code generation framework for clustered ILP processors

被引:0
|
作者
Kailas, K [1 ]
Ebcioglu, K [1 ]
Agrawala, A [1 ]
机构
[1] Univ Maryland, Dept Elect & Comp Engn, College Pk, MD 20742 USA
来源
HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS | 2001年
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Clustered ILP processors are characterized by a large number of non-centralized on-chip resources grouped into clusters. Traditional code generation schemes for these processors consist of multiple phases for cluster assignment, register allocation and instruction scheduling. Most of these approaches need additional re-scheduling phases because they often do not impose finite resource constraints in all phases of code generation. These phase-ordered solutions have several drawbacks, resulting in the generation of poor performance code. Moreover; the iterative/back-tracking algorithms used in some of these schemes have large running times. In this paper we present CARS, a code generation framework for Clustered ILP processors, which combines the cluster assignment, register allocation, and instruction scheduling phases into a single code generation phase, thereby eliminating the problems associated with phase-ordered solutions. The CARS algorithm explicitly takes into account all the resource constraints at each cluster scheduling step to reduce spilling and to avoid iterative re-scheduling steps. We also present a new on-the-fly register allocation scheme developed for CARS. We describe an implementation of the proposed code generation framework and the results of a performance evaluation study using the SPEC95/2000 and MediaBench benchmarks.
引用
收藏
页码:133 / 143
页数:11
相关论文
共 50 条
  • [31] Modeling and Code Generation Framework for IoT
    Sharaf, Mohammad
    Abusair, Mai
    Eleiwi, Rami
    Shana'a, Yara
    Saleh, Ithar
    Muccini, Henry
    SYSTEM ANALYSIS AND MODELING: LANGUAGES, METHODS, AND TOOLS FOR INDUSTRY 4.0, SAM 2019, 2019, 11753 : 99 - 115
  • [32] An agile and extensible code generation framework
    Kolovos, DS
    Paige, RF
    Polack, FAC
    EXTREME PROGRAMMING AND AGILE PROCESSES IN SOFTWARE ENGINEERING, PROCEEDINGS, 2005, 3556 : 226 - 229
  • [33] Creation of tram cars of a new generation
    Kirillov, V.I.
    Kvasov, A.V.
    Tyazheloe Mashinostroenie, 1998, (01): : 37 - 41
  • [34] Efficient code generation for digital signal processors with parallel and pipelined instructions
    Hwang, YT
    Hwang, JS
    SIPS 97 - 1997 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 1997, : 243 - 252
  • [35] Automatic data path generation from C code for custom processors
    Trajkovic, Jelena
    Gajski, Daniel
    EMBEDDED SYSTEM DESIGN: TOPICS, TECHNIQUES AND TRENDS, 2007, 231 : 107 - 120
  • [36] Simulated evolution based parallel code generation for programmable DSP processors
    Hwang, YT
    Hwang, JS
    JOURNAL OF INFORMATION SCIENCE AND ENGINEERING, 1998, 14 (01) : 139 - 165
  • [37] NEUROCOMPUTERS - TOWARD A NEW-GENERATION OF PROCESSORS
    RAMACHER, U
    SIEMENS REVIEW, 1994, 61 (03): : 26 - 29
  • [38] Serialized Parallel Code Generation Framework for MPSoC
    Kwon, Seongnam
    Ha, Soonhoi
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2010, 15 (02)
  • [39] NEW GENERATION OF ELECTRON BEAM PROCESSORS.
    Laeuppi, U.V.
    Plastics and Rubber Processing and Applications, 1985, 5 (02): : 173 - 178
  • [40] A code generation algorithm for affine partitioning framework
    Liao, SW
    Du, ZH
    Wu, GS
    Lueh, GY
    11th International Conference on Parallel and Distributed Systems Workshops, Vol II, Proceedings,, 2005, : 17 - 21