CARS: A new code generation framework for clustered ILP processors

被引:0
|
作者
Kailas, K [1 ]
Ebcioglu, K [1 ]
Agrawala, A [1 ]
机构
[1] Univ Maryland, Dept Elect & Comp Engn, College Pk, MD 20742 USA
来源
HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS | 2001年
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Clustered ILP processors are characterized by a large number of non-centralized on-chip resources grouped into clusters. Traditional code generation schemes for these processors consist of multiple phases for cluster assignment, register allocation and instruction scheduling. Most of these approaches need additional re-scheduling phases because they often do not impose finite resource constraints in all phases of code generation. These phase-ordered solutions have several drawbacks, resulting in the generation of poor performance code. Moreover; the iterative/back-tracking algorithms used in some of these schemes have large running times. In this paper we present CARS, a code generation framework for Clustered ILP processors, which combines the cluster assignment, register allocation, and instruction scheduling phases into a single code generation phase, thereby eliminating the problems associated with phase-ordered solutions. The CARS algorithm explicitly takes into account all the resource constraints at each cluster scheduling step to reduce spilling and to avoid iterative re-scheduling steps. We also present a new on-the-fly register allocation scheme developed for CARS. We describe an implementation of the proposed code generation framework and the results of a performance evaluation study using the SPEC95/2000 and MediaBench benchmarks.
引用
收藏
页码:133 / 143
页数:11
相关论文
共 50 条
  • [21] Fast Code Generation for Embedded Processors with Aliased Heterogeneous Registers
    Ahn, Minwook
    Paek, Yunheung
    TRANSACTIONS ON HIGH-PERFORMANCE EMBEDDED ARCHITECTURES AND COMPILERS II, 2009, 5470 : 149 - 172
  • [22] Code generation and optimization techniques for embedded digital signal processors
    Liao, S
    Devadas, S
    Keutzer, K
    Tjiang, S
    Wang, A
    Araujo, G
    Sudarsanam, A
    Malik, S
    Zivojnovic, V
    Meyr, H
    HARDWARE/SOFTWARE CO-DESIGN, 1996, 310 : 165 - 186
  • [23] Exploiting conditional instructions in code generation for embedded VLIW processors
    Leupers, R
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, 1999, : 105 - 109
  • [24] High performance code generation for VLIW digital signal processors
    Hwang, YT
    Chuang, YC
    2000 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 2000, : 683 - 692
  • [25] Simulated evolution based code generation for programmable DSP processors
    Hwang, YT
    Hwang, JS
    ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 2593 - 2596
  • [26] A flexible instruction generation framework for extending embedded processors
    Kavvadias, Nikolaos
    Nikolaidis, Spiridon
    CIRCUITS AND SYSTEMS FOR SIGNAL PROCESSING , INFORMATION AND COMMUNICATION TECHNOLOGIES, AND POWER SOURCES AND SYSTEMS, VOL 1 AND 2, PROCEEDINGS, 2006, : 125 - 128
  • [27] Code Generation Framework for Grid Development
    JIANG Ling-yun1
    2.State Key Laboratory for Novel Software Technology
    The Journal of China Universities of Posts and Telecommunications, 2006, (02) : 39 - 42
  • [28] THE NEW GENERATION OF WORD-PROCESSORS
    MCCUBBIN, N
    PULP & PAPER-CANADA, 1990, 91 (04) : 106 - 107
  • [29] New Bid Structures for Power Exchange with Modelling in ILP Framework
    Gajbhiye, Rajeev
    Soman, S. A.
    2009 6TH INTERNATIONAL CONFERENCE ON THE EUROPEAN ENERGY MARKET, 2009, : 568 - 574
  • [30] Framework for model transformation and code generation
    Oldevik, J
    Solberg, A
    Elvesæter, B
    Berre, AJ
    SIXTH INTERNATIONAL ENTERPRISE DISTRIBUTED OBJECT COMPUTING CONFERENCE, PROCEEDINGS, 2002, : 181 - 189