CARS: A new code generation framework for clustered ILP processors

被引:0
|
作者
Kailas, K [1 ]
Ebcioglu, K [1 ]
Agrawala, A [1 ]
机构
[1] Univ Maryland, Dept Elect & Comp Engn, College Pk, MD 20742 USA
来源
HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS | 2001年
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Clustered ILP processors are characterized by a large number of non-centralized on-chip resources grouped into clusters. Traditional code generation schemes for these processors consist of multiple phases for cluster assignment, register allocation and instruction scheduling. Most of these approaches need additional re-scheduling phases because they often do not impose finite resource constraints in all phases of code generation. These phase-ordered solutions have several drawbacks, resulting in the generation of poor performance code. Moreover; the iterative/back-tracking algorithms used in some of these schemes have large running times. In this paper we present CARS, a code generation framework for Clustered ILP processors, which combines the cluster assignment, register allocation, and instruction scheduling phases into a single code generation phase, thereby eliminating the problems associated with phase-ordered solutions. The CARS algorithm explicitly takes into account all the resource constraints at each cluster scheduling step to reduce spilling and to avoid iterative re-scheduling steps. We also present a new on-the-fly register allocation scheme developed for CARS. We describe an implementation of the proposed code generation framework and the results of a performance evaluation study using the SPEC95/2000 and MediaBench benchmarks.
引用
收藏
页码:133 / 143
页数:11
相关论文
共 50 条
  • [1] An ILP Solution to Address Code Generation for Embedded Applications on Digital Signal Processors
    Salamy, Hassan
    Ramanujam, J.
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2012, 17 (03)
  • [2] A register file architecture and compilation scheme for clustered ILP processors
    Kailas, K
    Franklin, M
    Ebcioglu, K
    EURO-PAR 2002 PARALLEL PROCESSING, PROCEEDINGS, 2002, 2400 : 500 - 511
  • [3] Code size efficiency in global scheduling for ILP processors
    Zhou, HY
    Conte, TM
    SIXTH ANNUAL WORKSHOP ON INTERACTION BETWEEN COMPILERS AND COMPUTER ARCHITECTURES, PROCEEDINGS, 2002, : 79 - 90
  • [4] New code generation algorithm for QueueCore - An embedded processor with high ILP
    Canedo, Arquirnedes
    Abderazek, Ben A.
    Sowa, Masahiro
    EIGHTH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING, APPLICATIONS AND TECHNOLOGIES, PROCEEDINGS, 2007, : 185 - 192
  • [5] Flexible code generation framework for the design of application specific programmable processors
    Charot, Francois
    Messe, Vincent
    Hardware/Software Codesign - Proceedings of the International Workshop, 1999, : 27 - 31
  • [6] A flexible code generation framework for the design of application specific programmable processors
    Charot, F
    Messé, V
    PROCEEDINGS OF THE SEVENTH INTERNATIONAL WORKSHOP ON HARDWARE/SOFTWARE CODESIGN (CODES'99), 1999, : 27 - 31
  • [7] Code generation for embedded processors
    Leupers, R
    13TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, PROCEEDINGS, 2000, : 173 - 178
  • [8] Code generation for core processors
    Marwedel, P
    DESIGN AUTOMATION CONFERENCE - PROCEEDINGS 1997, 1997, : 232 - 237
  • [9] Compiler-driven cached code compression schemes for embedded ILP processors
    Larin, SY
    Conte, TM
    32ND ANNUAL INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, (MICRO-32), PROCEEDINGS, 1999, : 82 - 92
  • [10] ILP Based Multithreaded Code Generation for Simulink Model
    Huang, Kai
    Yu, Min
    Zhang, Xiaomeng
    Zheng, Dandan
    Xiu, Siwen
    Yan, Rongjie
    Huang, Kai
    Liu, Zhili
    Yan, Xiaolang
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2014, E97D (12): : 3072 - 3082