Design of a Compact Ternary Parallel Adder/Subtractor Circuit in Quantum Computing

被引：10

作者：

Lisa, Nusrat Jahan ^{[1
]}

Babu, Hafiz Md Hasan ^{[2
]}

机构：

[1] Ahasnaullah Univ Sci & Technol, Dept Comp Sci & Engn, Dhaka, Bangladesh

[2] Univ Dhaka, Dept Comp Sci & Engn, Dhaka 1000, Bangladesh

来源：

2015 IEEE 45TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC | 2015年

关键词：

Quantum Computing; Quantum Logic; Ternary Peres Gate; Adder/Subtractor Circuit; Garbage Outputs; LOGIC;

D O I：

10.1109/ISMVL.2015.23

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, we present an optimized design for the quantum ternary adder/subtractor circuit. We propose the design of quantum Ternary Peres Gate (TPG). The design of our proposed quantum ternary adder/subtractor circuit consists of two parts: a) Firstly, it has the design of a quantum ternary full-adder circuit using the proposed TPG gates; and b) Secondly, it designs the proposed adder/subtractor circuit by using the constructed full-adder in a) and M-S gates. We also propose a heuristic to design a compact ternary adder/subtractor circuit. Our circuits perform much better than the existing ones.

引用

页码：36 / 41

页数：6

共 50 条

[41] Design of parallel pefix adder subtracter based on CTGAL circuit
Institute of Circuits and Systems, Ningbo University, Ningbo 315211, China
Hua Dong Li Gong Da Xue/J East China Univ Sci Technol, 2008, 5 (740-744):
[42] Optimized parity preserving quantum reversible full adder/subtractor
Haghparast, Majid
Bolhassani, Ali
INTERNATIONAL JOURNAL OF QUANTUM INFORMATION, 2016, 14 (03)
[43] A new applicable and multilayer design of nanoscale adder-subtractor using quantum-dots
Gao, Yuan
Mohammed, Bayan Omar
CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2022, 34 (21):
[44] Design of a novel reversible structure for full adder/subtractor in quantum-dot cellular automata
Salimzadeh, Fereshteh
Heikalabad, Saeed Rasouli
PHYSICA B-CONDENSED MATTER, 2019, 556 : 163 - 169
[45] Design of ternary subtractor using multiplexers
Kolanti, Tulasi Naga Jyothi
Patel, K. S. Vasundhara
CIRCUIT WORLD, 2023, 49 (03) : 315 - 327
[46] A novel design of 8-bit adder/subtractor by quantum-dot cellular automata
Kianpour, Moein
Sabbaghi-Nadooshan, Reza
Navi, Keivan
JOURNAL OF COMPUTER AND SYSTEM SCIENCES, 2014, 80 (07) : 1404 - 1414
[47] A Novel Approach for Reversible Realization of 8-Bit Adder-Subtractor Circuit with Optimized Quantum Cost
Shukla, Vandana
Singh, O. P.
Mishra, G. R.
Tiwari, R. K.
FIRST INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ENGINEERING, TECHNOLOGY AND SCIENCE - ICETETS 2016, 2016,
[48] DESIGN OF TERNARY HALF-ADDER AND HALF-SUBTRACTOR USING FREQUENCY-MODULATION IN GRATING STRUCTURES
RIZVI, AA
ZAHEER, K
ZUBAIRY, MS
OPTICS COMMUNICATIONS, 1991, 84 (5-6) : 247 - 250
[49] Design and Analysis of Low Power and High Speed FinFET based Hybrid Full Adder/Subtractor Circuit (FHAS)
Ramkumar, E.
Gracin, D.
Rajkamal, P.
Bhuvana, B. P.
Bhaaskaran, V. S. Kanchana
2020 6TH IEEE INTERNATIONAL SYMPOSIUM ON SMART ELECTRONIC SYSTEMS (ISES 2020) (FORMERLY INIS), 2020, : 281 - 284
[50] LOGIC DESIGN EXAMPLE - FULL ADDER-SUBTRACTOR - REPLY
KEIR, RA
IEEE TRANSACTIONS ON EDUCATION, 1976, 19 (02) : 79 - 80

← 1 2 3 4 5 →