Design of a Compact Ternary Parallel Adder/Subtractor Circuit in Quantum Computing

被引：10

作者：

Lisa, Nusrat Jahan ^{[1
]}

Babu, Hafiz Md Hasan ^{[2
]}

机构：

[1] Ahasnaullah Univ Sci & Technol, Dept Comp Sci & Engn, Dhaka, Bangladesh

[2] Univ Dhaka, Dept Comp Sci & Engn, Dhaka 1000, Bangladesh

来源：

2015 IEEE 45TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC | 2015年

关键词：

Quantum Computing; Quantum Logic; Ternary Peres Gate; Adder/Subtractor Circuit; Garbage Outputs; LOGIC;

D O I：

10.1109/ISMVL.2015.23

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, we present an optimized design for the quantum ternary adder/subtractor circuit. We propose the design of quantum Ternary Peres Gate (TPG). The design of our proposed quantum ternary adder/subtractor circuit consists of two parts: a) Firstly, it has the design of a quantum ternary full-adder circuit using the proposed TPG gates; and b) Secondly, it designs the proposed adder/subtractor circuit by using the constructed full-adder in a) and M-S gates. We also propose a heuristic to design a compact ternary adder/subtractor circuit. Our circuits perform much better than the existing ones.

引用

页码：36 / 41

页数：6

共 50 条

[21] OPTICAL IMPLEMENTATION OF PARALLEL DIGITAL ADDER AND SUBTRACTOR
FUKUSHIMA, S
KUROKAWA, T
SUZUKI, H
APPLIED OPTICS, 1990, 29 (14): : 2099 - 2106
[22] Design of a Parallel Adder Circuit for a Heavy Computing Environment and the Performance Analysis of Multiplication Algorithm
Das, Jayanta Kumar
Choudhury, Pabitra Pal
Sahoo, Sudhakar
2017 7TH IEEE INTERNATIONAL ADVANCE COMPUTING CONFERENCE (IACC), 2017, : 540 - 545
[23] Mapping of subtractor and adder-subtractor circuits on reversible quantum gates
Thapliyal H.
Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), 2016, 9570 : 10 - 34
[24] Controlled full adder-subtractor by vibrational computing
Bomble, Laetitia
Lauvergnat, David
Remacle, Francoise
Desouter-Lecomte, Michele
PHYSICAL CHEMISTRY CHEMICAL PHYSICS, 2010, 12 (48) : 15628 - 15635
[25] Design of Optimized Reversible Binary Adder/Subtractor and BCD Adder
Nagamani, A. N.
Ashwin, S.
Agrawal, Vinod Kumar
2014 INTERNATIONAL CONFERENCE ON CONTEMPORARY COMPUTING AND INFORMATICS (IC3I), 2014, : 774 - 779
[26] Physical proof and design of ternary full adder circuit in ternary quantum-dot cellular automata technology
Ghadamgahi, Seyed Mahdi
Sabbaghi-Nadooshan, Reza
Navi, Keivan
INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2022, 35 (04)
[27] Design of novel efficient adder and subtractor for quantum-dot cellular automata
Hayati, Mohsen
Rezaei, Abbas
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2015, 43 (10) : 1446 - 1454
[28] CMOS based design and simulation of Ternary Full Adder and Ternary coded decimal (TCD) adder circuit
Mounika, J.
Jahangir, Mohd Ziauddin
Ramanujam, K.
PROCEEDINGS OF IEEE INTERNATIONAL CONFERENCE ON CIRCUIT, POWER AND COMPUTING TECHNOLOGIES (ICCPCT 2016), 2016,
[29] Efficient Design of a Coplanar Adder/Subtractor in Quantum-dot Cellular Automata
Sangsefidi, Milad
Karimpour, Morteza
Sarayloo, Mandiyar
UKSIM-AMSS NINTH IEEE EUROPEAN MODELLING SYMPOSIUM ON COMPUTER MODELLING AND SIMULATION (EMS 2015), 2015, : 456 - 461
[30] Design of First Adder/Subtractor Using Quantum-Dot Cellular Automata
Shahidinejad, Ali
Selamat, Ali
MEMS, NANO AND SMART SYSTEMS, PTS 1-6, 2012, 403-408 : 3392 - +

← 1 2 3 4 5 →