CMOS Instrumentation Amplifier Design with 180nM Technology

被引：0
|
作者：
Gupta, Gaytri [1 ]
Tripathy, Mr. [1 ]
机构：
[1] AMITY Univ, Dept ECE, Sect 125, Noida, India
来源：
2014 IEEE INTERNATIONAL CONFERENCE ON CIRCUIT, POWER AND COMPUTING TECHNOLOGIES (ICCPCT-2014) | 2014年
关键词：
DC offset; OTA; Instrumentation Amplifier; CMRR; PSRR;
D O I：
暂无
中图分类号：
TP39 [计算机的应用];
学科分类号：
081203 ; 0835 ;
摘要：
This paper description of the design technique of Instrumentation Amplifier used in biomedical appliances. This Instrumentation amplifier is designed with the combination of Operational Tranconductance amplifier (OTA). We have used the Operational Tranconductance amplifier due to its high input impedance, low output impedance, low DC offset, low noise, high common mode rejection ratio (CMRR) and high power supply rejection ratio (PSRR). The circuit has been designed with the Cadence Virtusoo Software with 180 nM technology. The main features of this OTA are 20.13 dB open loop gain with a 0.23 KHz bandwidth, 124 dB CMRR, 65 dB PSRR and offset voltage is 0.3mV DC. The integrated CMOS amplifier operates to 1V power supply. The design and Simulation of this IA is completed using CADENCE Spectre with UMC 0.18 mu m technology. The power dissipation of this instrumentation amplifier is 0.50 mW.
引用
收藏
页码：1114 / 1116
页数：3
相关论文
共 50 条
  • [1] Design of Transimpedance Amplifier using CMOS 180nm Technology
    Malhotra, Megha
    Gamad, R. S.
    Gurjar, R. C.
    Soni, Gireesh Gaurav
    [J]. 2022 SECOND INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRICAL, COMPUTING, COMMUNICATION AND SUSTAINABLE TECHNOLOGIES (ICAECT), 2022,
  • [2] A Novel Architecture Implementation in RF Amplifier using CMOS 180nm technology
    Sandesh, Shanmukha
    Niranjan, S.
    Bhargav, Samanvitha B.
    Sneha, B.
    Patel, Vasundara K. S.
    [J]. 2015 IEEE INTERNATIONAL ADVANCE COMPUTING CONFERENCE (IACC), 2015, : 1185 - 1190
  • [3] Design of a Wideband Differential RF-Amplifier Using Indigenous 180nm Digital CMOS Technology
    Mukherjee, Dibyajyoti
    Kumar, Vinit
    Dhar, Jolly
    [J]. PROCEEDINGS OF 2ND INTERNATIONAL CONFERENCE ON VLSI DEVICE, CIRCUIT AND SYSTEM (IEEE VLSI DCS 2020), 2020, : 370 - 373
  • [4] Design and Implementation of Sample and Hold Circuit in 180nm CMOS Technology
    Prakruthi, T. G.
    Yellampalli, Siva
    [J]. 2015 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2015, : 1148 - 1151
  • [5] Design of an improved Bandgap Reference in 180nm CMOS Process Technology
    Akshaya, R.
    Siva, Siva Yellampalli
    [J]. 2017 2ND IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2017, : 521 - 524
  • [6] Power Efficient Voltage Controlled Oscillator Design in 180nm CMOS Technology
    Gupta, Prachi
    Kumar, Manoj
    [J]. 2017 IEEE INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND AUTOMATION (ICCCA), 2017, : 1470 - 1476
  • [7] ASK-Modulator Design of RFID Tag in 180nm CMOS Technology
    El Boutahiri, Abdelali
    El Khadiri, Karim
    Qjidaa, Hassan
    Aarab, Abdellah
    El Alami, Rachid
    Zenkouar, Lahbib
    [J]. 2018 INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS AND COMPUTER VISION (ISCV2018), 2018,
  • [8] Analysis and Design of Dickson Charge Pump for EEPROM in 180nm CMOS technology
    El Alaoui, Mustapha
    Farah, Fouad
    El Khadiri, Karim
    Qjidaa, Hassan
    Aarab, Abdellah
    EL Alami, Rachid
    Lakhassassi, Ahmed
    [J]. 2018 INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS AND COMPUTER VISION (ISCV2018), 2018,
  • [9] Design of a MEMS-Based Oscillator Using 180nm CMOS Technology
    Roy, Sukanta
    Ramiah, Harikrishnan
    Reza, Ahmed Wasif
    Lim, Chee Cheow
    Ferrer, Eloi Marigo
    [J]. PLOS ONE, 2016, 11 (07):
  • [10] Design of 180nm CMOS linear Temperature Sensor
    Joshi, Sandeep
    Jain, Pramod Kumar
    [J]. 2017 INTERNATIONAL CONFERENCE ON RECENT INNOVATIONS IN SIGNAL PROCESSING AND EMBEDDED SYSTEMS (RISE), 2017, : 469 - 472
12345