Analysis and Design of Dickson Charge Pump for EEPROM in 180nm CMOS technology

被引:0
|
作者
El Alaoui, Mustapha [1 ]
Farah, Fouad [1 ]
El Khadiri, Karim [1 ]
Qjidaa, Hassan [1 ]
Aarab, Abdellah [1 ]
EL Alami, Rachid [1 ]
Lakhassassi, Ahmed [2 ]
机构
[1] Sidi Mohamed Ben Abdellah Univ, Fac Sci, Elect Signals Syst & Comp Sci Lab LESSI, Fes, Morocco
[2] UQO, Dept Comp Sci & Engn, B-2014,Pavillon Lucien Brault, Gatineau, PQ, Canada
关键词
Charge Pump; Dickson charge Pump; Clock Generator; Comparator; Pre-Regulator; HIGH-VOLTAGE GENERATOR; CIRCUITS;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
This paper presents an analysis and design of Dickson charge pump for EEPROM in 180 nm CMOS technology. The new Dickson Charge Pump is the security sub chip to encrypts/decrypts the data, for this reason we need an EEPROM to write a secret key which must be programmed on chip by the "Dickson Charge Pump". This Dickson charge pump consists of several blocks, Pre-regulator, Dickson 6-stage, Clock generator and Comparator, it generates an output voltage V-out = 11, 25V according to a variable input voltage between 2,7V and 4,4V. The layout occupies a small active area of 32.80um x 46.90um in CMOS 180nm.
引用
收藏
页数:5
相关论文
共 50 条
  • [1] CMOS Instrumentation Amplifier Design with 180nM Technology
    Gupta, Gaytri
    Tripathy, Mr.
    [J]. 2014 IEEE INTERNATIONAL CONFERENCE ON CIRCUIT, POWER AND COMPUTING TECHNOLOGIES (ICCPCT-2014), 2014, : 1114 - 1116
  • [2] ANALYSIS AND DESIGN OF CMOS CHARGE PUMP FOR EEPROM
    Yin, Haibin
    Peng, Xiaohong
    Wang, Jinhui
    Wei, Zikui
    Gong, Na
    [J]. 2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
  • [3] Design of Transimpedance Amplifier using CMOS 180nm Technology
    Malhotra, Megha
    Gamad, R. S.
    Gurjar, R. C.
    Soni, Gireesh Gaurav
    [J]. 2022 SECOND INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRICAL, COMPUTING, COMMUNICATION AND SUSTAINABLE TECHNOLOGIES (ICAECT), 2022,
  • [4] Design and Implementation of Sample and Hold Circuit in 180nm CMOS Technology
    Prakruthi, T. G.
    Yellampalli, Siva
    [J]. 2015 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2015, : 1148 - 1151
  • [5] Design of an improved Bandgap Reference in 180nm CMOS Process Technology
    Akshaya, R.
    Siva, Siva Yellampalli
    [J]. 2017 2ND IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2017, : 521 - 524
  • [6] Standby Leakage Current Reduction in a 180nm EEPROM Process Technology
    Menon, Santosh
    Agam, Moshe
    [J]. 2015 26TH ANNUAL SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE (ASMC), 2015, : 58 - 63
  • [7] Power Efficient Voltage Controlled Oscillator Design in 180nm CMOS Technology
    Gupta, Prachi
    Kumar, Manoj
    [J]. 2017 IEEE INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND AUTOMATION (ICCCA), 2017, : 1470 - 1476
  • [8] ASK-Modulator Design of RFID Tag in 180nm CMOS Technology
    El Boutahiri, Abdelali
    El Khadiri, Karim
    Qjidaa, Hassan
    Aarab, Abdellah
    El Alami, Rachid
    Zenkouar, Lahbib
    [J]. 2018 INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS AND COMPUTER VISION (ISCV2018), 2018,
  • [9] Design of a MEMS-Based Oscillator Using 180nm CMOS Technology
    Roy, Sukanta
    Ramiah, Harikrishnan
    Reza, Ahmed Wasif
    Lim, Chee Cheow
    Ferrer, Eloi Marigo
    [J]. PLOS ONE, 2016, 11 (07):
  • [10] Design of 180nm CMOS linear Temperature Sensor
    Joshi, Sandeep
    Jain, Pramod Kumar
    [J]. 2017 INTERNATIONAL CONFERENCE ON RECENT INNOVATIONS IN SIGNAL PROCESSING AND EMBEDDED SYSTEMS (RISE), 2017, : 469 - 472