A new initialization technique for asynchronous circuits

被引:0
|
作者
Raahemifar, K [1 ]
Ahmadi, M [1 ]
机构
[1] Ryerson Polytech Inst, Dept Elect & Comp Engn, Toronto, ON M5B 2K3, Canada
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Both fault-free and faulty sequential circuits may start in an arbitrary state during the powering up and testing of circuits. Initialization is the process of driving the state signals in the circuit to known states. Therefore, the first important step in the test generation of sequential circuits is initialization. The easiest way to make a circuit initializable is to change the design so that it uses a flip-flop with a master reset or clear input signal which can set it to a 0 state asynchronously. This modification requires a dedicated external pin on the circuit for initialization and it costs excessive time for re-designing and verification. We provide a new Design-for-Testability (DFT) initialization technique which has little overhead and can often be simplified. This technique does not. change the complexity and hazard characteristics of the circuit since we do not redesign it.
引用
收藏
页码:581 / 584
页数:4
相关论文
共 50 条
  • [1] A new initialization technique for asynchronous circuits
    Raahemifar, K
    Yuan, F
    Mohammadi, FA
    [J]. CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING 2001, VOLS I AND II, CONFERENCE PROCEEDINGS, 2001, : 1099 - 1104
  • [2] A new initialization technique in designing and testing phases of asynchronous circuits
    Raahemifar, K
    Yuan, F
    Mohammadi, FA
    [J]. ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 1557 - 1560
  • [3] Initialization-Based Test Pattern Generation for Asynchronous Circuits
    Efthymiou, Aristides
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2010, 18 (04) : 591 - 601
  • [4] A structural encoding technique for the synthesis of asynchronous circuits
    Carmona, J
    Cortadella, J
    Pastor, E
    [J]. SECOND INTERNATIONAL CONFERENCE ON APPLICATION OF CONCURRENCY TO SYSTEMS DESIGN, PROCEEDINGS, 2001, : 157 - 166
  • [5] DEDUCTIVE FAULT SIMULATION TECHNIQUE FOR ASYNCHRONOUS CIRCUITS
    Dobai, Roland
    Gramatova, Elena
    [J]. COMPUTING AND INFORMATICS, 2010, 29 (06) : 1025 - 1043
  • [6] A structural encoding technique for the synthesis of asynchronous circuits
    Carmona, J
    Cortadella, J
    Pastor, E
    [J]. FUNDAMENTA INFORMATICAE, 2002, 50 (02) : 135 - 154
  • [7] A new methodology for the design of asynchronous digital circuits
    Nanda, K
    Desai, SK
    Roy, SK
    [J]. TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 342 - 347
  • [8] 2 NEW TYPES OF HAZARD IN ASYNCHRONOUS CIRCUITS
    ANDREW, R
    [J]. ELECTRONICS LETTERS, 1985, 21 (21) : 1001 - 1002
  • [9] A New Approach and Tool in Verifying Asynchronous Circuits
    Nguyen, Tin T.
    Khoi-Nguyen Le-Huu
    Bui, Thang H.
    Anh-Vu Dinh-Duc
    [J]. 2012 INTERNATIONAL CONFERENCE ON ADVANCED TECHNOLOGIES FOR COMMUNICATIONS (ATC 2012), 2012, : 152 - 157
  • [10] A new approach for initialization sequences computation for synchronous sequential circuits
    Corno, F
    Prinetto, P
    Rebaudengo, M
    Reorda, MS
    Squillero, G
    [J]. INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1997, : 381 - 386