A New Approach and Tool in Verifying Asynchronous Circuits

被引：0

作者：

Nguyen, Tin T. ^{[1
]}

Khoi-Nguyen Le-Huu ^{[1
]}

Bui, Thang H. ^{[1
]}

Anh-Vu Dinh-Duc ^{[1
]}

机构：

[1] Ho Chi Minh City Univ Technol, Ho Chi Minh City, Vietnam

来源：

2012 INTERNATIONAL CONFERENCE ON ADVANCED TECHNOLOGIES FOR COMMUNICATIONS (ATC 2012) | 2012年

关键词：

SYMBOLIC MODEL CHECKING; VERIFICATION;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

EDA tools have been considered long time ago in hardware design. Some tools have also been proposed for asynchronous circuits, an emerged approach to overcome the clock distribution problem, the main drawback of synchronous circuits. However, they are lack of methods for verifying the correctness of the produced circuits. This work is about a new version of the PAiD tool developed at HCMC University of Technology that can enable engineers to design, verify and synthesize asynchronous circuits. Experiments in verifying circuits have been also provided in this work.

引用

页码：152 / 157

页数：6

共 50 条

[1] Verifying Timed, Asynchronous Circuits using ACL2
Peng, Yan
Greenstreet, Mark R.
[J]. 2019 25TH IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS (ASYNC 2019), 2019, : 96 - 104
[2] THE GENETIC APPROACH TO VERIFYING THE EQUIVALENCE OF SEQUENTIAL CIRCUITS
Ivanov, D. E.
[J]. RADIO ELECTRONICS COMPUTER SCIENCE CONTROL, 2009, 1 : 118 - 123
[3] Plato: a tool for behavioural specification of asynchronous circuits
Beaumont, Jonathan
[J]. 2017 17TH INTERNATIONAL CONFERENCE ON APPLICATION OF CONCURRENCY TO SYSTEM DESIGN (ACSD), 2017, : 68 - 73
[4] Race simulation CAD tool for asynchronous sequential circuits
Wong, EMC
Tan, LC
Pek, SK
[J]. ISIC-99: 8TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, DEVICES & SYSTEMS, PROCEEDINGS, 1999, : 343 - 346
[5] A new initialization technique for asynchronous circuits
Raahemifar, K
Ahmadi, M
[J]. PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V: BIO-MEDICAL CIRCUITS & SYSTEMS, VLSI SYSTEMS & APPLICATIONS, NEURAL NETWORKS & SYSTEMS, 2003, : 581 - 584
[6] A new initialization technique for asynchronous circuits
Raahemifar, K
Yuan, F
Mohammadi, FA
[J]. CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING 2001, VOLS I AND II, CONFERENCE PROCEEDINGS, 2001, : 1099 - 1104
[7] Spectral Approach to Verifying Non-linear Arithmetic Circuits
Yu, Cunxi
Su, Tiankai
Yasin, Atif
Ciesielski, Maciej
[J]. 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), 2019, : 261 - 267
[8] Verifying Liveness for Asynchronous Programs
Ganty, Pierre
Majumdar, Rupak
Rybalchenko, Andrey
[J]. ACM SIGPLAN NOTICES, 2009, 44 (01) : 102 - 113
[9] Verifying your circuits
Shasha, DE
[J]. SCIENTIFIC AMERICAN, 2004, 290 (01) : 106 - 106
[10] Verifying VLSI Circuits
Greenstreet, Mark R.
[J]. AUTOMATED TECHNOLOGY FOR VERIFICATION AND ANALYSIS, PROCEEDINGS, 2009, 5799 : 1 - 20

← 1 2 3 4 5 →