CMOS latchup characterization for LDMOS/LIGBT power integrated circuits

被引：2
|
作者：
Chan, WWT
Sin, JKO
Mok, PKT
Wong, SS
机构：
来源：
ICSE '96 - 1996 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS | 1996年
关键词：
D O I：
10.1109/SMELEC.1996.616442
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper presents an unique characterization technique for CMOS latchup in power integrated circuits. To this purpose, test structures are designed and implemented using a 2-mu m twin-well CMOS/LDMOS/LIGBT high voltage process. Lumped element models are used to study the latching mechanism. Cross-talk between LDMOS and CMOS as well as between LIGBT and CMOS are investigated. It is shown that great care should be taken when designing power integrated circuits since CMOS latchup is initiated even at low operating current of the power devices.
引用
收藏
页码：15 / 18
页数：4
相关论文
共 50 条
  • [21] LATCHUP PATHS IN BIPOLAR INTEGRATED-CIRCUITS
    BAZE, MP
    JOHNSTON, AH
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1986, 33 (06) : 1499 - 1504
  • [22] LATCHUP PATHS IN BIPOLAR INTEGRATED CIRCUITS.
    Baze, M.P.
    Johnston, A.H.
    IEEE Transactions on Nuclear Science, 1986, NS-33 (06)
  • [23] Single event latchup protection of integrated circuits
    Layton, PJ
    Czajkowski, DR
    Marshall, JC
    Anthony, HFD
    Boss, RW
    RADECS 97: FOURTH EUROPEAN CONFERENCE ON RADIATION AND ITS EFFECTS ON COMPONENTS AND SYSTEMS, 1998, : 327 - 331
  • [24] Transient-induced latchup in CMOS integrated circuits due to electrical fast transient (EFT) test
    Yen, Cheng-Cheng
    Ker, Ming-Dou
    IPFA 2007: PROCEEDINGS OF THE 14TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2007, : 253 - +
  • [25] HIGH-TEMPERATURE LATCHUP CHARACTERISTICS IN VLSI CMOS CIRCUITS
    SHOUCAIR, FS
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1988, 35 (12) : 2424 - 2426
  • [26] An Empirical Methodology for Power Analysis of CMOS Integrated Circuits
    Krunic, Momcilo V.
    Povazan, Ivan
    Kovacevic, Jelena V.
    Krunic, Vlado M.
    ELEKTRONIKA IR ELEKTROTECHNIKA, 2017, 23 (05) : 46 - 53
  • [27] A LDMOS technology compatible with CMOS and passive components for integrated RF power amplifiers
    Tan, Y
    Kumar, M
    Sin, JKO
    Cai, J
    Lau, J
    IEEE ELECTRON DEVICE LETTERS, 2000, 21 (02) : 82 - 84
  • [28] HIGH-VOLTAGE RESURF LDMOS FOR SMART POWER INTEGRATED-CIRCUITS
    CHARITAT, G
    NEZAR, A
    ROSSEL, P
    REVUE DE PHYSIQUE APPLIQUEE, 1989, 24 (10): : 993 - 1000
  • [29] MECHANISMS FOR THE LATCHUP WINDOW EFFECT IN INTEGRATED-CIRCUITS
    JOHNSTON, AH
    BAZE, MP
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1985, 32 (06) : 4018 - 4025
  • [30] A SOI LDMOS/CMOS/BJT technology for fully-integrated RF power amplifiers
    Tan, Y
    Kumar, M
    Sin, JKO
    Shi, LX
    Lau, J
    12TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS - PROCEEDINGS, 2000, : 137 - 140
12345