CMOS latchup characterization for LDMOS/LIGBT power integrated circuits

被引:2
|
作者
Chan, WWT
Sin, JKO
Mok, PKT
Wong, SS
机构
关键词
D O I
10.1109/SMELEC.1996.616442
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents an unique characterization technique for CMOS latchup in power integrated circuits. To this purpose, test structures are designed and implemented using a 2-mu m twin-well CMOS/LDMOS/LIGBT high voltage process. Lumped element models are used to study the latching mechanism. Cross-talk between LDMOS and CMOS as well as between LIGBT and CMOS are investigated. It is shown that great care should be taken when designing power integrated circuits since CMOS latchup is initiated even at low operating current of the power devices.
引用
收藏
页码:15 / 18
页数:4
相关论文
共 50 条
  • [1] Snapback-free RC-LIGBT with integrated LDMOS and LIGBT
    Chen, Weizhong
    Li, Shun
    Huang, Yao
    Huang, Yi
    He, LiJun
    Han, ZhengSheng
    MICRO & NANO LETTERS, 2020, 15 (02) : 101 - 105
  • [2] Super Junction LDMOS Technologies for Power Integrated Circuits
    Qiao, Ming
    Wang, Wen-Lian
    Li, Zhao-Ji
    Zhang, Bo
    2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 702 - 705
  • [3] Analytical model of radiation induced or single event latchup in CMOS integrated circuits
    Useinov, R. G.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2006, 53 (04) : 1834 - 1838
  • [4] NETWORK REPRESENTATIONS OF LIGBT STRUCTURES FOR CAD OF POWER INTEGRATED-CIRCUITS
    FOSSUM, JG
    MCDONALD, RJ
    SHIBIB, MA
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1988, 35 (04) : 507 - 515
  • [5] NETWORK REPRESENTATIONS OF LIGBT STRUCTURES FOR CAD OF POWER INTEGRATED CIRCUITS.
    Fossum, Jerry G.
    McDonald, Robert J.
    Shibib, M.Ayman
    1600, (35):
  • [6] SURFACE INDUCED LATCHUP IN VLSI CMOS CIRCUITS
    TAKACS, D
    WERNER, C
    HARTER, J
    SCHWABE, U
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1984, 31 (03) : 279 - 286
  • [7] Compensation Circuit with Additional Junction Sensor to Enhance Latchup Immunity for CMOS Integrated Circuits
    Tsai, Hui-Wen
    Ker, Ming-Dou
    2015 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN (ECCTD), 2015, : 256 - 259
  • [8] Latchup current self-stop circuit for whole-chip latchup prevention in bulk CMOS integrated circuits
    Peng, JJ
    Ker, MD
    Jiang, HC
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V, PROCEEDINGS, 2002, : 537 - 540
  • [9] TEMPERATURE-DEPENDENCE OF LATCHUP IN CMOS CIRCUITS
    DOOLEY, JG
    JAEGER, RC
    IEEE ELECTRON DEVICE LETTERS, 1984, 5 (02) : 41 - 43
  • [10] The study of the sensitivity of CMOS integrated circuits to single event latchup using pulsed bremsstrahlung
    Zinchenko, V. F.
    Lavrentjev, K. V.
    Ozerov, A. I.
    Semenets, B. N.
    Chlenov, A. M.
    2016 16TH EUROPEAN CONFERENCE ON RADIATION AND ITS EFFECTS ON COMPONENTS AND SYSTEMS (RADECS), 2016,