A Photonic Interconnection Network for Hardware Accelerator Enabled Utility Computing

被引：0
|
作者：
Chen, Cathy [1 ]
Wang, Howard [1 ]
Chan, Johnnie [2 ]
Bergman, Keren [1 ]
机构：
[1] Columbia Univ, Dept Elect Engn, 1300 SW Mudd,500 West 120th St, New York, NY 10027 USA
[2] Columbia Univ, Dept Comp Sci, New York, NY 10027 USA
来源：
2013 IEEE OPTICAL INTERCONNECTS CONFERENCE | 2013年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
High-bandwidth connectivity provided by WDM optical interconnects is an important enabler for delocalized hardware accelerators in utility computing. We validate a proposed architecture with an experiment that leverages optical interconnects to demonstrate error free (BER< 10e-12) active switching and multicasting of FPGA generated and received packets.
引用
收藏
页码：98 / +
页数：2
相关论文
共 50 条
  • [41] Implementation and Optimization of the Accelerator Based on FPGA Hardware for LSTM Network
    Zhang, Yiwei
    Wang, Chao
    Gong, Lei
    Lu, Yuntao
    Sun, Fan
    Xu, Chongchong
    Li, Xi
    Zhou, Xuehai
    2017 15TH IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING WITH APPLICATIONS AND 2017 16TH IEEE INTERNATIONAL CONFERENCE ON UBIQUITOUS COMPUTING AND COMMUNICATIONS (ISPA/IUCC 2017), 2017, : 614 - 621
  • [42] Efficient Hardware Accelerator for Compressed Sparse Deep Neural Network
    Xiao, Hao
    Zhao, Kaikai
    Liu, Guangzhu
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2021, E104D (05) : 772 - 775
  • [43] Tamper Resistant Design of Convolutional Neural Network Hardware Accelerator
    Yu, Haosen
    Sun, Peiyao
    Halak, Basel
    Shanthakumar, Karthik
    Kazmierski, Tomasz
    2023 ASIAN HARDWARE ORIENTED SECURITY AND TRUST SYMPOSIUM, ASIANHOST, 2023,
  • [44] High performance IPC hardware accelerator and communication network for MPSoCs
    Koo, Moonmo
    Chae, Soo-Ik
    ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 662 - 663
  • [45] VWA: Hardware Efficient Vectorwise Accelerator for Convolutional Neural Network
    Chang, Kuo-Wei
    Chang, Tian-Sheuan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (01) : 145 - 154
  • [46] Studies on Hardware Simulation of Optical Interconnection Reverse Data Vortex Network
    Sangeetha, R. G.
    Chandra, Vinod
    Chadha, D.
    2012 INTERNATIONAL CONFERENCE ON FIBER OPTICS AND PHOTONICS (PHOTONICS), 2012,
  • [47] A Computing Efficient Hardware Architecture for Sparse Deep Neural Network Computing
    Zhang, Yanwen
    Ouyang, Peng
    Yin, Shouyi
    Zhang, Youguang
    Zhao, Weisheng
    Wei, Shaojun
    2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 1261 - 1263
  • [48] In-Memory Computing Based Hardware Accelerator Module for Deep Neural Networks
    Appukuttan, Allen
    Thomas, Emmanuel
    Nair, Harinandan R.
    Hemanth, S.
    Dhanaraj, K. J.
    Azeez, Maleeha Abdul
    2022 IEEE 19TH INDIA COUNCIL INTERNATIONAL CONFERENCE, INDICON, 2022,
  • [49] TESH: a new hierarchical interconnection network for massively parallel computing
    Univ of South Florida, Tampa, United States
    IEICE Trans Inf Syst, 9 (837-845):
  • [50] TESH: A new hierarchical interconnection network for massively parallel computing
    Jain, VK
    Ghirmai, T
    Horiguchi, S
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1997, E80D (09) : 837 - 846
12345