Integration challenges of porous ultra low-k spin-on dielectrics

被引:77
|
作者
Mosig, K
Jacobs, T
Brennan, K
Rasco, M
Wolf, J
Augur, R
机构
[1] Infineon Technol, CL CTS RM DIE, D-81730 Munich, Germany
[2] Philips, Eindhoven, Netherlands
[3] Texas Instruments Inc, Dallas, TX USA
[4] Motorola Inc, Austin, TX USA
[5] Intel Corp, Hillsboro, OR 97124 USA
关键词
porous dielectrics; ultra low-k materials; spin-on dielectrics; dual damascene;
D O I
10.1016/S0167-9317(02)00767-0
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In the latest edition of the International Technology Roadmap for Semiconductors (ITRS), the predicted time for the introduction of porous ultra low-k materials with a dielectric constant of 2.2 has slipped significantly against earlier predictions. This is largely due to greater-than-expected problems with the integration of these fragile materials, which generally exhibit weak mechanical properties and low resistance against chemical attack, requiring great care during the integration process. This paper discusses some of the challenges encountered and improvements made at International Sematech and elsewhere regarding the integration of spin-on porous ultra low-k dielectrics into a copper dual damascene process. (C) 2002 Elsevier Science B.V. All rights reserved.
引用
收藏
页码:11 / 24
页数:14
相关论文
共 50 条
  • [1] Single and dual damascene integration of a spin-on porous ultra low-k material
    Mosig, K
    Jacobs, T
    Kofron, P
    Daniels, M
    Brennan, K
    Gonzales, A
    Augur, R
    Wetzel, J
    Havemann, R
    Shiota, A
    PROCEEDINGS OF THE IEEE 2001 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2001, : 292 - 294
  • [2] Integration of spin-on low k dielectrics
    Anon
    European Semiconductor, 1999, 21 (03):
  • [3] Low-k dielectrics: will spin-on or CVD prevail?
    Peters, Laura
    Semiconductor International, 2000, 23 (06)
  • [4] Low-k dielectrics: Spin-on versus CVD
    Eur Semicond Design Prod Assem, 2 (13):
  • [5] Electromigration reliability of Cu/spin-on porous ultra low-k interconnects
    Mosig, K
    Blaschke, V
    ADVANCED METALLIZATION CONFERENCE 2001 (AMC 2001), 2001, : 427 - 432
  • [6] Integration of ultra low-k dielectrics for CMP
    Jew, S.
    Srivatsan, S.
    Ramanujam, K.Y.
    Jin, A.J.
    European Semiconductor Design Production Assembly, 2002, 24 (02): : 45 - 46
  • [7] Future of PECVD and Spin-on ultra low-k Materials
    Volksen, W.
    Frot, T.
    Magbitang, T.
    Gates, S.
    Oliver, Mark
    Dauskardt, R.
    Dubois, G.
    2011 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE AND MATERIALS FOR ADVANCED METALLIZATION (IITC/MAM), 2011,
  • [8] Integration of low-k spin-on polymer and Cu for damascene
    Chang, W
    Chiou, WC
    Li, LJ
    Chao, LC
    Jang, SM
    Yu, CH
    Liang, MS
    PROCEEDINGS OF THE IEEE 2000 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2000, : 79 - 81
  • [9] Porous ultra low-K dielectrics having ultra small
    Zhong, B
    Spaulding, M
    Albaugh, J
    Moyer, E
    ABSTRACTS OF PAPERS OF THE AMERICAN CHEMICAL SOCIETY, 2002, 224 : U510 - U510
  • [10] Spin-on barrier for pore-sealing on 2.2 porous ultra low-K material
    Hu, BK
    Pfeifer, K
    Shue, W
    ADVANCED METALLIZATION CONFERENCE 2003 (AMC 2003), 2004, : 421 - 427