A Compact 14 GS/s 8-bit Switched-Capacitor DAC in 16 nm FinFET CMOS

被引：13

作者：

Caragiulo, Pietro ^{[1
]}

Mattia, Oscar Elisio ^{[1
]}

Arbabian, Amin ^{[1
]}

Murmann, Boris ^{[1
]}

机构：

[1] Stanford Univ, Dept Elect Engn, Stanford, CA 94305 USA

来源：

2020 IEEE SYMPOSIUM ON VLSI CIRCUITS | 2020年

关键词：

digital-to-analog converter; transmitter; switched-capacitor circuits;

D O I：

10.1109/vlsicircuits18222.2020.9162776

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents a compact DAC for digital-intensive transmitter architectures. To minimize area and to leverage the strengths of FinFET CMOS, the implementation departs from the traditional current steering approach and consists mainly of inverters and sub-femtofarad switched capacitors. The 14 GS/s 8-bit design occupies only 0.011 mm(2) and supports up to 0.32 V-pp signal swing across its differential 100 Omega load. It achieves IM3 < -45.3 dBc across the first Nyquist zone while consuming 50 mW from a single 0.8 V supply.

引用

页数：2

共 50 条

[41] A 4-Bit 4GS/s differential current steering DAC for 16-bit PAM transmitter in 45-nm CMOS technology
Vanitha Soman
Sudhakar S Mande
K. Vijayakumar
Applied Nanoscience, 2023, 13 : 1959 - 1970
[42] A 4-Bit 4GS/s differential current steering DAC for 16-bit PAM transmitter in 45-nm CMOS technology
Soman, Vanitha
Mande, Sudhakar S.
Vijayakumar, K.
APPLIED NANOSCIENCE, 2022, 13 (3) : 1959 - 1970
[43] A 2-GS/s 8-Bit ADC Featuring Virtual-Ground Sampling Interleaved Architecture in 28-nm CMOS
Wang, X. Shawn
Jin, Xin
Du, Jieqiong
Li, Yilei
Du, Yuan
Wong, Chien-Heng
Kuan, Yen-Cheng
Chan, Chi-Hang
Chang, Mau-Chung Frank
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2018, 65 (11) : 1534 - 1538
[44] A 1.2-GS/s 8-bit Two-Step SAR ADC in 65-nm CMOS with Passive Residue Transfer
Huang, Hai
Du, Ling
Chiu, Yun
2015 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2015, : 221 - 224
[45] A 56-GS/s 8-bit Time-Interleaved ADC With ENOB and BW Enhancement Techniques in 28-nm CMOS
Sun, Kexu
Wang, Guanhua
Zhang, Qing
Elahmadi, Salam
Gui, Ping
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2019, 54 (03) : 821 - 833
[46] A 4GS/s 8-bit time-interleaved SAR ADC with an energy-efficient architecture in 130 nm CMOS
Solis, Fredy
Fernandez Bocco, Alvaro
Galetto, Agustin C.
Passetti, Leandro
Hueda, Mario R.
Reyes, Benjamin T.
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2021, 49 (10) : 3171 - 3185
[47] A 1.2-GS/s 8-bit Two-Step SAR ADC in 65-nm CMOS With Passive Residue Transfer
Huang, Hai
Du, Ling
Chiu, Yun
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2017, 52 (06) : 1551 - 1562
[48] A 180 mV 81.2%-Efficient Switched-Capacitor Voltage Doubler for IoT Using Self-Biasing Deep N-Well in 16-nm CMOS FinFET
Lin, Yu-Tso
Pourmousavian, Naser
Li, Chao-Chieh
Yuan, Min-Shueh
Chang, Chih-Hsien
Staszewski, Robert Bogdan
IEEE SOLID-STATE CIRCUITS LETTERS, 2018, 1 (07): : 158 - 161
[49] A 56 GS/s 8 Bit Time-Interleaved ADC in 28 nm CMOS
Luan, Jian
Zheng, Xuqiang
Wu, Danyu
Zhang, Yuzhen
Wu, Linzhen
Zhou, Lei
Wu, Jin
Liu, Xinyu
ELECTRONICS, 2022, 11 (05)
[50] A 20 GHz 8-bit All-N-Transistor Logic CLA Using 16-nm FinFET Technology
Lee, Tzung-Je
Yang, Wen-Shou
Wang, Chua-Chin
2021 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2021) & 2021 IEEE CONFERENCE ON POSTGRADUATE RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIMEASIA 2021), 2021, : 33 - 36

← 1 2 3 4 5 →