A Compact 14 GS/s 8-bit Switched-Capacitor DAC in 16 nm FinFET CMOS

被引：13

作者：

Caragiulo, Pietro ^{[1
]}

Mattia, Oscar Elisio ^{[1
]}

Arbabian, Amin ^{[1
]}

Murmann, Boris ^{[1
]}

机构：

[1] Stanford Univ, Dept Elect Engn, Stanford, CA 94305 USA

来源：

2020 IEEE SYMPOSIUM ON VLSI CIRCUITS | 2020年

关键词：

digital-to-analog converter; transmitter; switched-capacitor circuits;

D O I：

10.1109/vlsicircuits18222.2020.9162776

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents a compact DAC for digital-intensive transmitter architectures. To minimize area and to leverage the strengths of FinFET CMOS, the implementation departs from the traditional current steering approach and consists mainly of inverters and sub-femtofarad switched capacitors. The 14 GS/s 8-bit design occupies only 0.011 mm(2) and supports up to 0.32 V-pp signal swing across its differential 100 Omega load. It achieves IM3 < -45.3 dBc across the first Nyquist zone while consuming 50 mW from a single 0.8 V supply.

引用

页数：2

共 50 条

[21] A 16-mW 8-Bit 1-GS/s Digital-Subranging ADC in 55-nm CMOS
Chung, Yung-Hui
Wu, Jieh-Tsorng
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (03) : 557 - 566
[22] A 2.6 GS/s 8-Bit Time-Interleaved SAR ADC in 55 nm CMOS Technology
Wang, Dong
Zhu, Xiaoge
Guo, Xuan
Luan, Jian
Zhou, Lei
Wu, Danyu
Liu, Huasen
Wu, Jin
Liu, Xinyu
ELECTRONICS, 2019, 8 (03):
[23] An 8GS/s 6-bit Current Steering DAC in 65nm CMOS Technology
Wu Xiong
Li Wenyuan
Sun Chuyang
2014 INTERNATIONAL CONFERENCE ON ADVANCED TECHNOLOGIES FOR COMMUNICATIONS (ATC), 2014, : 491 - 493
[24] A 2GS/s 3b ΔΣ-modulated DAC with a tunable switched-capacitor bandpass DAC mismatch shaper
Kaplan, TS
Jensen, JF
Fields, CH
Chang, MF
2004 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 2004, 47 : 366 - 367
[25] A 2 GS/s 14-bit current-steering DAC in 65 nm CMOS technology for wireless transmitter
Chang, Luxun
Ding, Kaijie
Xu, Zhiwei
Song, Chunyi
Li, Jipeng
Zou, Dingkai
IEICE ELECTRONICS EXPRESS, 2018, 15 (13):
[26] Efficient Register Renaming Architectures for 8-bit AES Datapath at 0.55 pJ/bit in 16-nm FinFET
Dhanuskodi, Siva Nishok
Allen, Samuel
Holcomb, Daniel E.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2020, 28 (08) : 1807 - 1820
[27] An 8-Bit 4-GS/s 120-mW CMOS ADC
Wei, Hegong
Zhang, Peng
Sahoo, Bibhu Datta
Razavi, Behzad
2013 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2013,
[28] A 8-bit 2Gs/s flash ADC in 0.18μm CMOS
Li, Qizhang
Li, Zheying
2012 INTERNATIONAL WORKSHOP ON INFORMATION AND ELECTRONICS ENGINEERING, 2012, 29 : 693 - 698
[29] An 8-bit 208 MS/s SAR ADC in 65 nm CMOS
Zhu, Zhangming
Wang, Qiyu
Xiao, Yu
Song, Xiaoli
Yang, Yintang
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2013, 76 (01) : 129 - 137
[30] An 8-bit 208 MS/s SAR ADC in 65 nm CMOS
Zhangming Zhu
Qiyu Wang
Yu Xiao
Xiaoli Song
Yintang Yang
Analog Integrated Circuits and Signal Processing, 2013, 76 : 129 - 137

← 1 2 3 4 5 →