On-chip Capacitor Low Dropout Voltage Regulator Implemented in 90nm CMOS Technology Process

被引:0
|
作者
Arancon, Isaac Samuel V. [1 ]
Hora, Jefferson A. [1 ]
机构
[1] MSU Iligan Inst Technol, Dept EECE, Microelect Lab, Iligan, Philippines
关键词
Dropout Voltage; LDO; Line Regulation; Load Regulation; Quiescent Current; Transient Response;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A low dropout voltage regulator designed and implemented in 90nm 1P9M 3.3V CMOS technology process is presented in this paper. The design consists mainly of three stages, namely, error amplifier, efficiency boosting circuit and a power stage which utilized a power PMOS. Moreover, the design employs a solution to bulky external capacitors of the present low dropout voltage regulators with an on-chip capacitor. Compensation scheme is also used to provide fast transient and stability. Capacitors used on this design doesn't exceed 13pF, this allows the designer to easily integrate the compensation capacitors within the LDO chip. The designed LDO has an active area of 1.14 mu m(2) and a ground current of 94.2 mu A and a dropout voltage of 250mV. The input voltage is ranged from 2-3.6 volts for loading current of 150mA and the output of 1.75 volts.
引用
收藏
页码:221 / 224
页数:4
相关论文
共 50 条
  • [31] Design Optimization and Modeling of on-Chip RF Inductors in 0.13μm and 90nm Standard CMOS
    Zhang, Fan
    Wang, Zhihua
    Wang, Xin
    Tang, He
    Fang, Qiang
    Wang, Albert
    Chen, Wei
    Yang, Lee
    Zhao, Bin
    [J]. 2009 52ND IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2009, : 975 - +
  • [32] An output-capacitor-less flipped voltage follower based low dropout regulator with improved buffer impedance attenuation in 45 nm CMOS technology
    Panigrahi, Antaryami
    Mathew, Agile
    [J]. AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2022, 155
  • [33] A Low Power 60GHz OOK Transceiver System in 90nm CMOS with Innovative On-Chip AMC Antenna
    Lin, Fujiang
    Brinkhoff, James
    Kang, Kai
    Duy Dong Pham
    Yuan, Xiaojun
    [J]. 2009 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2009, : 349 - 352
  • [34] NBTI reliability analysis for a 90nm CMOS technology
    Puchner, H
    Hinh, L
    [J]. ESSDERC 2004: PROCEEDINGS OF THE 34TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2004, : 257 - 260
  • [35] Comparative analysis of comparators in 90nm CMOS Technology
    Khatak, Anil
    Kumar, Manoj
    Dhull, Sanjeev
    [J]. 2018 INTERNATIONAL CONFERENCE ON POWER ENERGY, ENVIRONMENT AND INTELLIGENT CONTROL (PEEIC), 2018, : 493 - 500
  • [36] Design of a tunable temperature coefficient voltage reference with low-dropout voltage regulator in 180-nm CMOS technology
    Osmanovic, David
    Skeledzija, Ivan
    Spoljaric, Kresimir
    Tomic, Domagoj
    Mikulic, Josip
    Schatzberger, Gregor
    Fellner, Johannes
    Baric, Adrijan
    [J]. 2020 43RD INTERNATIONAL CONVENTION ON INFORMATION, COMMUNICATION AND ELECTRONIC TECHNOLOGY (MIPRO 2020), 2020, : 93 - 98
  • [37] A 10Gbps/channel on-chip signaling circuit with an impedance-unmatched CML driver in 90nm CMOS technology
    Kuboki, Takeshi
    Tsuchiya, Akira
    Onodera, Hidetoshi
    [J]. PROCEEDINGS OF THE ASP-DAC 2007, 2007, : 120 - +
  • [38] A Low Power, High Data Rate IR-UWB Pulse Generator with BPSK Modulation in 90nm CMOS Technology for On-Chip Wireless Interconnects
    Karim, Mohammad Nahidul
    Hossain, S. M. Istiaque
    Saha, Pran Kanai
    [J]. 2012 INTERNATIONAL CONFERENCE ON INFORMATICS, ELECTRONICS & VISION (ICIEV), 2012, : 87 - 90
  • [39] A Sub-1V Low-Dropout Regulator with an On-chip Voltage Reference
    Huang, Wei-Jen
    Liu, Shen-Iuan
    [J]. 2008 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, 2008, : 165 - +
  • [40] Design and Verification of nMOSFET for Low Leakage at 90nm Process Technology
    Trivedi, Parul
    Chatterjee, Arun Kumar
    Gupta, Hansa Rani
    [J]. 2013 INTERNATIONAL CONFERENCE ON COMMUNICATION SYSTEMS AND NETWORK TECHNOLOGIES (CSNT 2013), 2013, : 732 - 735