共 7 条
- [1] Low-power design of CML driver for on-chip transmission-lines using impedance-unmatched driver [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2007, E90C (06): : 1274 - 1281
- [2] ESD Protection Circuit for 8.5Gbps I/Os in 90nm CMOS Technology [J]. PROCEEDINGS OF THE IEEE 2009 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2009, : 697 - 700
- [3] On-chip Capacitor Low Dropout Voltage Regulator Implemented in 90nm CMOS Technology Process [J]. IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS DESIGN, SYSTEMS AND APPLICATIONS (ICEDSA 2012), 2012, : 221 - 224
- [4] Clock and Data Recovery module in 90nm for 10Gbps Serial Link with-18dB channel attenuation [J]. 2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 2472 - 2475
- [5] A 16-Gbps 9mW Transmitter with FFE in 90nm CMOS Technology for off-chip Communication [J]. 2011 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2011, : 78 - 83
- [6] A Low Power, High Data Rate IR-UWB Pulse Generator with BPSK Modulation in 90nm CMOS Technology for On-Chip Wireless Interconnects [J]. 2012 INTERNATIONAL CONFERENCE ON INFORMATICS, ELECTRONICS & VISION (ICIEV), 2012, : 87 - 90
- [7] High-Q on-chip inductors using thin-film wafer level packaging technology demonstrated on a 90nm RF-CMOS 5GHz VCO [J]. 35TH EUROPEAN MICROWAVE CONFERENCE, VOLS 1-3, CONFERENCE PROCEEDINGS, 2005, : 77 - 80