3D Scaling for Insulated Gate Bipolar Transistors (IGBTs) with Low Vce(sat)

被引：0

作者：

Tsutsui, K. ^{[1
]}

Kakushima, K. ^{[1
]}

Hoshii, T. ^{[1
]}

Nakajima, A. ^{[2
]}

Nishizawa, S. ^{[3
]}

Wakabayashi, H. ^{[1
]}

Muneta, I. ^{[1
]}

Sato, K. ^{[4
]}

Matsudai, T. ^{[5
]}

Saito, W. ^{[5
]}

Saraya, T. ^{[6
]}

Itou, K. ^{[6
]}

Fukui, M. ^{[6
]}

Suzuki, S. ^{[6
]}

Kobayashi, M. ^{[6
]}

Takakura, T. ^{[6
]}

Hiramoto, T. ^{[6
]}

Ogura, A. ^{[7
]}

Numasawa, Y. ^{[7
]}

Omura, I. ^{[8
]}

Ohashi, H. ^{[1
]}

Iwai, H. ^{[1
]}

机构：

[1] Tokyo Inst Technol, Yokohama, Kanagawa, Japan

[2] Natl Inst Adv Ind Sci & Technol, Tsukuba, Ibaraki, Japan

[3] Kyushu Univ, Fukuoka, Japan

[4] Mitusbishi Elect, Fukuoka, Japan

[5] Toshiba Elect Devices & Storage Corp, Tokyo, Japan

[6] Univ Tokyo, Tokyo, Japan

[7] Meiji Univ, Kawasaki, Kanagawa, Japan

[8] Kyushu Inst Technol, Kitakyushu, Fukuoka, Japan

来源：

2017 IEEE 12TH INTERNATIONAL CONFERENCE ON ASIC (ASICON) | 2017年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Three dimensionally (3D) scaled IGBTs that have a scaling factor of 3 (k=3) with respect to current commercial products (k=1) were fabricated for the first time. The scaling was applied to the lateral and vertical dimensions as well as the gate voltage. A significant decrease in ON resistance, -1 V-ce(sat) reduction from 1.70 to 1.26 V -- was experimentally confirmed for the 3D scaled IGBTs.

引用

页码：1137 / 1140

页数：4

共 50 条

[31] Influence of electron irradiation on the switching speed in insulated gate bipolar transistors
Lu Shuojin
Wang Lixin
Lu Jiang
Liu Gang
Han Zhengsheng
JOURNAL OF SEMICONDUCTORS, 2009, 30 (06)
[32] Analytical estimation of breakdown voltage in insulated-gate bipolar transistors
Zhu, Chen
Andrei, Petru
JOURNAL OF COMPUTATIONAL ELECTRONICS, 2021, 20 (03) : 1202 - 1208
[33] Experimental Investigation on Switching Characteristics of High-Current Insulated Gate Bipolar Transistors at Low Currents
Guha, Anirudh
Datta, Aniket
Babu, C. Rangesh
Narayanan, G.
PROCEEDINGS OF THE 2014 IEEE 2ND INTERNATIONAL CONFERENCE ON ELECTRICAL ENERGY SYSTEMS (ICEES), 2014, : 171 - 176
[34] Optimization of the pressure distribution in press-pack insulated gate bipolar transistors
Z. L. Huang
T. G. Yang
C. B Li
J. Zheng
W. X He
Structural and Multidisciplinary Optimization, 2021, 63 : 855 - 865
[35] Thermal Design and Transient Analysis of Insulated Gate Bipolar Transistors of Power Module
Hung, Tuan-Yu
Chiang, Shih-Ying
Chou, Chan-Yen
Chiu, Chien-Chia
Chiang, Kuo-Ning
2010 12TH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS, 2010,
[36] Effect of solder layer crack on the thermal reliability of Insulated Gate Bipolar Transistors
Du, Mingxing
Guo, Qiuya
Ouyang, Ziwei
Wei, Kexin
Hurley, William Gerard
CASE STUDIES IN THERMAL ENGINEERING, 2019, 14
[37] Turn-on analysis of silicon insulated gate bipolar transistors with emitter trenches
Machida, Satoru
Yamashita, Yusuke
JAPANESE JOURNAL OF APPLIED PHYSICS, 2016, 55 (04)
[38] Trench Insulated Gate Bipolar Transistors submitted to High Temperature Bias stress
Maïga, CO
Toutah, H
Tala-Ighil, B
Boudart, B
MICROELECTRONICS RELIABILITY, 2005, 45 (9-11) : 1728 - 1731
[39] Optimization of the pressure distribution in press-pack insulated gate bipolar transistors
Huang, Z. L.
Yang, T. G.
Li, C. B.
Zheng, J.
He, W. X.
STRUCTURAL AND MULTIDISCIPLINARY OPTIMIZATION, 2021, 63 (02) : 855 - 865
[40] A SELF-ALIGNED SHORT PROCESS FOR INSULATED-GATE BIPOLAR-TRANSISTORS
CHOW, TP
BALIGA, BJ
GRAY, PV
ADLER, MS
CHANG, MF
PIFER, GC
YILMAZ, H
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1992, 39 (06) : 1317 - 1321

← 1 2 3 4 5 →