Dynamic Bubble-Check Algorithm for Check Node Processing in Q-Ary LDPC Decoders

被引:0
|
作者
Lin, Wei [1 ]
Bai, Baoming [1 ]
Ma, Xiao [2 ]
Sun, Rong [1 ]
机构
[1] Xidian Univ, State Key Lab Integrated Serv Networks, Xian 710071, Peoples R China
[2] Sun Yat Sen Univ, Sch Informat Sci & Technol, Guangzhou 510275, Guangdong, Peoples R China
关键词
q-ary low-density parity-check (LDPC) codes; extended minsum (EMS); bubble-check; CODES; DESIGN; GF(Q);
D O I
10.1587/transcom.E95.B.1815
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A simplified algorithm for check node processing of extended min-sum (EMS) q-ary LDPC decoders is presented in this letter. Compared with the bubble check algorithm, the so-called dynamic bubble-check (DBC) algorithm aims to further reduce the computational complexity for the elementary check node (ECN) processing. By introducing two flag vectors in ECN processing, The DBC algorithm can use the minimum number of comparisons at each step. Simulation results show that, DBC algorithm uses significantly fewer comparison operations than the bubble check algorithm, and presents no performance loss compared with standard EMS algorithm on AWGN channels.
引用
收藏
页码:1815 / 1818
页数:4
相关论文
共 39 条
  • [31] A modified PEG algorithm for construction of LDPC codes with strictly concentrated check-node degree distributions
    Chen, Hua
    Cao, Zhigang
    2007 IEEE WIRELESS COMMUNICATIONS & NETWORKING CONFERENCE, VOLS 1-9, 2007, : 565 - +
  • [32] Polynomial time low-density parity-check codes with rates very close to the capacity of the q-ary random deletion channel for large q
    Mitzenmacher, Michael
    IEEE TRANSACTIONS ON INFORMATION THEORY, 2006, 52 (12) : 5496 - 5501
  • [33] A new Architecture for High Speed, Low Latency NB-LDPC Check Node Processing for GF(256)
    Rybalkin, V.
    Schlaefer, P.
    Wehn, N.
    2016 IEEE 83RD VEHICULAR TECHNOLOGY CONFERENCE (VTC SPRING), 2016,
  • [34] Check node degree-based modified min-sum decoding algorithm with classification for LDPC codes
    Zhong, Zhou
    Li, Yunzhou
    Sun, Yin
    Wang, Jing
    Qinghua Daxue Xuebao/Journal of Tsinghua University, 2009, 49 (01): : 45 - 48
  • [35] Dynamic Check Message Majority-Logic Decoding Algorithm for Non-binary LDPC Codes
    Lu, Yichao
    Peng, Xiao
    Tian, Guifen
    Goto, Satoshi
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2014, E97A (06) : 1356 - 1364
  • [36] Area- and Energy-Efficient LDPC Decoder Using Mixed-Resolution Check-Node Processing
    Yun, Sangbu
    Kong, Byeong Yong
    Lee, Youngjoo
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69 (03) : 999 - 1003
  • [37] Reduced-memory Forward-backward Check Node Processing Architecture for Non-binary LDPC Decoding
    Zhang, Xinmiao
    Cai, Fang
    2011 IEEE 54TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2011,
  • [38] Reduced-complexity Extended Min-sum Check Node Processing for Non-binary LDPC Decoding
    Zhang, Xinmiao
    Cai, Fang
    53RD IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 737 - 740
  • [39] Efficient Check Node Processing for Min-Max NB-LDPC Decoding over Lower-Order Finite Fields
    Zhang, Xinmiao
    2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 2062 - 2066