Dynamic Bubble-Check Algorithm for Check Node Processing in Q-Ary LDPC Decoders

被引：0
|
作者：
Lin, Wei [1 ]
Bai, Baoming [1 ]
Ma, Xiao [2 ]
Sun, Rong [1 ]
机构：
[1] Xidian Univ, State Key Lab Integrated Serv Networks, Xian 710071, Peoples R China
[2] Sun Yat Sen Univ, Sch Informat Sci & Technol, Guangzhou 510275, Guangdong, Peoples R China
来源：
IEICE TRANSACTIONS ON COMMUNICATIONS | 2012年 / E95B卷 / 05期
关键词：
q-ary low-density parity-check (LDPC) codes; extended minsum (EMS); bubble-check; CODES; DESIGN; GF(Q);
D O I：
10.1587/transcom.E95.B.1815
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A simplified algorithm for check node processing of extended min-sum (EMS) q-ary LDPC decoders is presented in this letter. Compared with the bubble check algorithm, the so-called dynamic bubble-check (DBC) algorithm aims to further reduce the computational complexity for the elementary check node (ECN) processing. By introducing two flag vectors in ECN processing, The DBC algorithm can use the minimum number of comparisons at each step. Simulation results show that, DBC algorithm uses significantly fewer comparison operations than the bubble check algorithm, and presents no performance loss compared with standard EMS algorithm on AWGN channels.
引用
收藏
页码：1815 / 1818
页数：4
相关论文
共 39 条
  • [21] Non-Binary Low-Density Parity-Check Codes for the q-ary Erasure Channel
    Garrammone, Giuliano
    Paolini, Enrico
    Matuz, Balazs
    Liva, Gianluigi
    Chiani, Marco
    2013 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS (ICC), 2013, : 3258 - 3263
  • [22] Trellis Based Check Node Processing For Nonbinary LDPC Decoding Using Power Representation
    He, Jing
    2016 FIRST IEEE INTERNATIONAL CONFERENCE ON COMPUTER COMMUNICATION AND THE INTERNET (ICCCI 2016), 2016, : 99 - 102
  • [23] Low-density parity-check codes with rates very close to the capacity of the q-ary symmetric channel for large q
    Shokrollahi, A
    Wang, W
    2004 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY, PROCEEDINGS, 2004, : 275 - 275
  • [24] A parallel sliding-window belief propagation algorithm for Q-ary LDPC codes accelerated by GPU
    Bowei Shan
    Sihua Chen
    Yong Fang
    Multimedia Tools and Applications, 2020, 79 : 34287 - 34300
  • [25] A new Architecture for High Throughput, Low Latency NB-LDPC Check Node Processing
    Schlaefer, Philipp
    Rybalkin, Vladimir
    Wehn, Norbert
    Alles, Matthias
    Lehnigk-Emden, Timo
    Boutillon, Emmanuel
    2015 IEEE 26TH ANNUAL INTERNATIONAL SYMPOSIUM ON PERSONAL, INDOOR, AND MOBILE RADIO COMMUNICATIONS (PIMRC), 2015, : 1392 - 1397
  • [26] Self-Adaptive Termination Check of Min-Sum Algorithm for LDPC Decoders Using the First Two Minima
    Cho, Keol
    Chung, Ki-Seok
    KSII TRANSACTIONS ON INTERNET AND INFORMATION SYSTEMS, 2017, 11 (04): : 1987 - 2001
  • [27] EFFICIENT CHECK NODE PROCESSING ARCHITECTURES FOR NON-BINARY LDPC DECODING USING POWER REPRESENTATION
    Cai, Fang
    Zhang, Xinmiao
    2012 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS), 2012, : 137 - 142
  • [28] Low-complexity Check Node Processing for Trellis Min-max Nonbinary LDPC Decoding
    Huyen Pham Thi
    Hung Dao Tuan
    Le Dinh Trang Dang
    Lee, Hanho
    Tho Nguyen Huu
    2018 INTERNATIONAL CONFERENCE ON ADVANCED TECHNOLOGIES FOR COMMUNICATIONS (ATC), 2018, : 292 - 295
  • [29] Efficient Check Node Processing Architectures for Non-binary LDPC Decoding Using Power Representation
    Fang Cai
    Xinmiao Zhang
    Journal of Signal Processing Systems, 2014, 76 : 211 - 222
  • [30] Efficient Check Node Processing Architectures for Non-binary LDPC Decoding Using Power Representation
    Cai, Fang
    Zhang, Xinmiao
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2014, 76 (02): : 211 - 222
1234