A 3D NAND Flash Ready 8-Bit Convolutional Neural Network Core Demonstrated in a Standard Logic Process

被引:36
|
作者
Kim, M. [1 ]
Liu, M. [1 ]
Everson, L. [1 ]
Park, G. [1 ]
Jeon, Y. [2 ]
Kim, S. [2 ]
Lee, S. [2 ]
Song, S. [2 ]
Kim, C. H. [1 ]
机构
[1] Univ Minnesota, Dept ECE, Minneapolis, MN 55455 USA
[2] ANAFLASH Inc, San Jose, CA USA
关键词
D O I
10.1109/iedm19573.2019.8993574
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A convolutional neural network (CNN) core that can be readily mapped to a 3D NAND flash array was demonstrated in a standard 65nm CMOS process. Logic compatible embedded flash memory cells were used for storing multi-level synaptic weights while a bit-serial architecture enables 8 bit multiply-and-accumulate operation. A novel back-pattern tolerant program-verify scheme reduces the cell current variation to less than 0.6 mu A. Positive and negative weights are stored in eFlash cells in adjacent bitlines, generating a differential output signal. Our eNAND based neural network core achieves a 98.5% handwritten digit recognition accuracy which is close to the software accuracy of 99.0% for the same precision. This work represents the first physical demonstration of an embedded NAND Flash based neuromorphic chip in a standard logic process.
引用
收藏
页数:4
相关论文
共 50 条
  • [1] Kernel Mapping Methods of Convolutional Neural Network in 3D NAND Flash Architecture
    Song, Min Suk
    Hwang, Hwiho
    Lee, Geun Ho
    Ahn, Suhyeon
    Hwang, Sungmin
    Kim, Hyungjin
    ELECTRONICS, 2023, 12 (23)
  • [2] 8-bit Convolutional Neural Network Accelerator for Face Recognition
    Pang, Wei
    Li, Yufeng
    Lu, Shengli
    2020 11TH IEEE ANNUAL UBIQUITOUS COMPUTING, ELECTRONICS & MOBILE COMMUNICATION CONFERENCE (UEMCON), 2020, : 35 - 39
  • [3] An Embedded NAND Flash-Based Compute-In-Memory Array Demonstrated in a Standard Logic Process
    Kim, Minsu
    Liu, Muqing
    Everson, Luke R.
    Kim, Chris H.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2022, 57 (02) : 625 - 638
  • [4] Winner-Takes-All Neural Network Based on 3D NAND Flash With 1-Bit Erase Scheme
    Zhou, Wen
    Jin, Lei
    Jia, Jianquan
    You, Kaikai
    Han, Jiayin
    Jia, Xinlei
    Yuan, Jie
    Liu, Hongtao
    Zhang, An
    Ye, Tianchun
    Huo, Zongliang
    IEEE ELECTRON DEVICE LETTERS, 2023, 44 (05) : 761 - 764
  • [5] Implementation of convolutional neural network and 8-bit reservoir computing in CMOS compatible VRRAM
    Park, Jongmin
    Kim, Tae-Hyeon
    Kwon, Osung
    Ismail, Muhammad
    Mahata, Chandreswar
    Kim, Yoon
    Kim, Sangbum
    Kim, Sungjun
    NANO ENERGY, 2022, 104
  • [6] Reconstructing the 3D digital core with a fully convolutional neural network
    Li, Qiong
    Chen, Zheng
    He, Jian-Jun
    Hao, Si-Yu
    Wang, Rui
    Yang, Hao-Tao
    Sun, Hua-Jun
    APPLIED GEOPHYSICS, 2020, 17 (03) : 401 - 410
  • [7] Reconstructing the 3D digital core with a fully convolutional neural network
    Qiong Li
    Zheng Chen
    Jian-Jun He
    Si-Yu Hao
    Rui Wang
    Hao-Tao Yang
    Hua-Jun Sun
    Applied Geophysics, 2020, 17 : 401 - 410
  • [8] Characterization and Analysis of Bit Errors in 3D TLC NAND Flash Memory
    Papandreou, Nikolaos
    Pozidis, Haralampos
    Parnell, Thomas
    Ioannou, Nikolas
    Pletka, Roman
    Tomic, Sasa
    Breen, Patrick
    Tressler, Gary
    Fry, Aaron
    Fisher, Timothy
    2019 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2019,
  • [9] Architecture and Process Integration Overview of 3D NAND Flash Technologies
    Lee, Geun Ho
    Hwang, Sungmin
    Yu, Junsu
    Kim, Hyungjin
    APPLIED SCIENCES-BASEL, 2021, 11 (15):
  • [10] Unsupervised Learning in Winner-Takes-All Neural Network Based on 3D NAND Flash
    Zhou, Wen
    Jin, Lei
    Jia, Xinlei
    Wang, Tingze
    Xu, Pengyu
    Zhang, An
    Huo, Zongliang
    IEEE ELECTRON DEVICE LETTERS, 2022, 43 (03) : 374 - 377