A 3D NAND Flash Ready 8-Bit Convolutional Neural Network Core Demonstrated in a Standard Logic Process

被引:36
|
作者
Kim, M. [1 ]
Liu, M. [1 ]
Everson, L. [1 ]
Park, G. [1 ]
Jeon, Y. [2 ]
Kim, S. [2 ]
Lee, S. [2 ]
Song, S. [2 ]
Kim, C. H. [1 ]
机构
[1] Univ Minnesota, Dept ECE, Minneapolis, MN 55455 USA
[2] ANAFLASH Inc, San Jose, CA USA
关键词
D O I
10.1109/iedm19573.2019.8993574
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A convolutional neural network (CNN) core that can be readily mapped to a 3D NAND flash array was demonstrated in a standard 65nm CMOS process. Logic compatible embedded flash memory cells were used for storing multi-level synaptic weights while a bit-serial architecture enables 8 bit multiply-and-accumulate operation. A novel back-pattern tolerant program-verify scheme reduces the cell current variation to less than 0.6 mu A. Positive and negative weights are stored in eFlash cells in adjacent bitlines, generating a differential output signal. Our eNAND based neural network core achieves a 98.5% handwritten digit recognition accuracy which is close to the software accuracy of 99.0% for the same precision. This work represents the first physical demonstration of an embedded NAND Flash based neuromorphic chip in a standard logic process.
引用
收藏
页数:4
相关论文
共 50 条
  • [21] Fast 3D lithography simulation by convolutional neural network
    Tanabe, Hiroyoshi
    Sato, Shimpei
    Takahashi, Atsushi
    DESIGN-PROCESS-TECHNOLOGY CO-OPTIMIZATION XV, 2021, 11614
  • [22] 3D Face Reconstruction Based on Convolutional Neural Network
    Li Fangmin
    Chen Ke
    Liu Xinhua
    2017 10TH INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTATION TECHNOLOGY AND AUTOMATION (ICICTA 2017), 2017, : 71 - 74
  • [23] 3D convolutional neural network for object recognition: a review
    Singh, Rahul Dev
    Mittal, Ajay
    Bhatia, Rajesh K.
    MULTIMEDIA TOOLS AND APPLICATIONS, 2019, 78 (12) : 15951 - 15995
  • [24] BeLDPC: Bit Errors Aware Adaptive Rate LDPC Codes for 3D TLC NAND Flash Memory
    Zhang, Meng
    Wu, Fei
    Yu, Qin
    Liu, Weihua
    Cui, Lanlan
    Zhao, Yahui
    Xie, Changsheng
    PROCEEDINGS OF THE 2020 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2020), 2020, : 302 - 305
  • [25] Ultra-High Bit Density 3D NAND Flash-Featuring-Assisted Gate Operation
    Hsiao, Yi-Hsuan
    Lue, Hang-Ting
    Chen, Wei-Chen
    Tsui, Bing-Yue
    Hsieh, Kuang-Yeu
    Lu, Chih-Yuan
    IEEE ELECTRON DEVICE LETTERS, 2015, 36 (10) : 1015 - 1017
  • [26] A 3D Tensor Representation of Speech and 3D Convolutional Neural Network for Emotion Recognition
    Mohammad Reza Falahzadeh
    Fardad Farokhi
    Ali Harimi
    Reza Sabbaghi-Nadooshan
    Circuits, Systems, and Signal Processing, 2023, 42 : 4271 - 4291
  • [27] A 3D Tensor Representation of Speech and 3D Convolutional Neural Network for Emotion Recognition
    Falahzadeh, Mohammad Reza
    Farokhi, Fardad
    Harimi, Ali
    Sabbaghi-Nadooshan, Reza
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2023, 42 (07) : 4271 - 4291
  • [28] 3D Sketch-based 3D Model Retrieval with Convolutional Neural Network
    Ye, Yuxiang
    Li, Bo
    Lu, Yijuan
    2016 23RD INTERNATIONAL CONFERENCE ON PATTERN RECOGNITION (ICPR), 2016, : 2936 - 2941
  • [29] Gene Regulatory Network Inference using 3D Convolutional Neural Network
    Fan, Yue
    Ma, Xiuli
    THIRTY-FIFTH AAAI CONFERENCE ON ARTIFICIAL INTELLIGENCE, THIRTY-THIRD CONFERENCE ON INNOVATIVE APPLICATIONS OF ARTIFICIAL INTELLIGENCE AND THE ELEVENTH SYMPOSIUM ON EDUCATIONAL ADVANCES IN ARTIFICIAL INTELLIGENCE, 2021, 35 : 99 - 106
  • [30] Neural Network-Based prediction for Cross-Temperature induced VT distribution shift in 3D NAND flash memory
    Cho, Kyeongrae
    Park, Chanyang
    Jang, Hyundong
    Yun, Hyeok
    Eom, Seungjoon
    Park, Min Sang
    Baek, Rock-Hyun
    SOLID-STATE ELECTRONICS, 2024, 217