All-digital reverse modulation carrier recovery without PLL for BPSK burst data transmission

被引：0
|
作者：
Gao, W [1 ]
Feher, K [1 ]
机构：
[1] UNIV CALIF DAVIS,DIGITAL WIRELESS COMMUN LAB,DAVIS,CA 95616
来源：
ICCE - INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, 1996 DIGEST OF TECHNICAL PAPERS | 1996年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：226 / 227
页数：2
相关论文
共 50 条
  • [41] Design and Characterization of Low Power and Low Noise Truly All-Digital Clock and Data Recovery Circuit for SERDES Devices
    Assaad, Maher
    Alser, Mohammed H.
    Bermak, Amine
    JOURNAL OF LOW POWER ELECTRONICS, 2013, 9 (01) : 63 - 72
  • [42] DESIGN AND PERFORMANCE OF AN ALL-DIGITAL ADAPTIVE 2.048 MBIT/S DATA-TRANSMISSION SYSTEM USING NOISE PREDICTION
    GRAF, KP
    HUBER, J
    1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 1808 - 1812
  • [43] Real-Time FPGA Demonstration of PAM-4 Burst-Mode All-Digital Clock and Data Recovery for Single wavelength 50G PON Application
    Zhang, Junwen
    Xiao, Xin
    Yu, Jianjun
    Wey, Jun Shan
    Huang, Xingang
    Ma, Zhuang
    2018 OPTICAL FIBER COMMUNICATIONS CONFERENCE AND EXPOSITION (OFC), 2018,
  • [44] All-Digital Device-Compatible Real-Time Physical Layer Secure Transmission Based on Delta-Sigma Modulation
    Zhong, Linsheng
    Zhao, Ruiyan
    Qiu, Tian
    Wang, Yuanxiang
    Luo, Hanwen
    Dai, Xiaoxiao
    Cheng, Mengfan
    Deng, Lei
    Liu, Deming
    Wang, Shixiang
    Gao, Kailin
    Peng, Yang
    Zhang, Bin
    Fan, Zhiwen
    Du, Ping
    Mei, Liang
    Xu, Junbo
    Wang, Yaqin
    Yang, Qi
    JOURNAL OF LIGHTWAVE TECHNOLOGY, 2025, 43 (03) : 1238 - 1249
  • [45] A 1-16 Gb/s All-Digital Clock and Data Recovery With a Wideband High-Linearity Phase Interpolator
    Wu, Guoying
    Huang, Deping
    Li, Jingxiao
    Gui, Ping
    Liu, Tianwei
    Guo, Shita
    Wang, Rui
    Fan, Yanli
    Chakraborty, Sudipto
    Morgan, Mark
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (07) : 2511 - 2520
  • [46] A 1.8-pJ/b, 12.5-25-Gb/s Wide Range All-Digital Clock and Data Recovery Circuit
    Verbeke, Marijn
    Rombouts, Pieter
    Ramon, Hannes
    Moeneclaey, Bart
    Yin, Xin
    Bauwelinck, Johan
    Torfs, Guy
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2018, 53 (02) : 470 - 483
  • [47] Real-time digital carrier & data recovery for a synchronous optical quadrature phase shift keying transmission system
    Noe, Reinhold
    Pfau, Timo
    Adamczyk, Olaf
    Peveling, Ralf
    Herath, Vijitha
    Hoffmann, Sebastian
    Porrmann, Mario
    Ibrahim, Selwan K.
    Bhandare, Suhas
    2007 IEEE/MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-6, 2007, : 1498 - 1501
  • [48] A 0.45V Sub-mW All-Digital PLL in 16nm FinFET for Bluetooth Low-Energy (BLE) Modulation and Instantaneous Channel Hopping Using 32.768kHz Reference
    Yuan, Min-Shueh
    Li, Chao-Chieh
    Liao, Chia-Chun
    Lin, Yu-Tso
    Chang, Chih-Hsien
    Staszewski, Robert Bogdan
    2018 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE - (ISSCC), 2018, : 448 - +
  • [49] A Robust Energy/Area-Efficient Forwarded-Clock Receiver With All-Digital Clock and Data Recovery in 28-nm CMOS for High-Density Interconnects
    Chen, Shuai
    Li, Hao
    Chiang, Patrick Yin
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (02) : 578 - 586
  • [50] A 2.5-Gb/s multi-rate 0.25-μm CMOS clock and data recovery circuit utilizing a hybrid analog/digital loop filter and all-digital referenceless frequency acquisition
    Perrott, Michael H.
    Huang, Yunteng
    Baird, Rex T.
    Garlepp, Bruno W.
    Pastorello, Douglas
    King, Eric T.
    Yu, Qicheng
    Kasha, Dan B.
    Steiner, Philip
    Zhang, Ligang
    Hein, Jerrell
    Del Signore, Bruce
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (12) : 2930 - 2944
12345