All-digital reverse modulation carrier recovery without PLL for BPSK burst data transmission

被引：0
|
作者：
Gao, W [1 ]
Feher, K [1 ]
机构：
[1] UNIV CALIF DAVIS,DIGITAL WIRELESS COMMUN LAB,DAVIS,CA 95616
来源：
ICCE - INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, 1996 DIGEST OF TECHNICAL PAPERS | 1996年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：226 / 227
页数：2
相关论文
共 50 条
  • [31] An All-Digital Dual-Mode Clock and Data Recovery Circuit for Human Body Communication Systems
    Heo, Yoon
    Lee, Won-Young
    ELECTRONICS, 2024, 13 (23):
  • [32] An All-Digital Bang-Bang PLL Using Two-Point Modulation and Background Gain Calibration for Spread Spectrum Clock Generation
    Jang, Sungchun
    Kim, Sungwoo
    Chu, Sang-Hyeok
    Jeong, Gyu-Seob
    Kim, Yoonsoo
    Jeong, Deog-Kyoon
    2015 SYMPOSIUM ON VLSI CIRCUITS (VLSI CIRCUITS), 2015,
  • [33] A 10-bit Fast Lock All-Digital Data Recovery with CR Oscillator Reference for Automotive Network
    Akita, Hironobu
    Yoshimoto, Takahisa
    Yamamoto, Hirofumi
    Matsudaira, Nobuaki
    Ohtsuka, Shigeki
    Taguchi, Shinichirou
    2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 1171 - 1174
  • [34] A 3.9 mW Bluetooth Low-Energy Transmitter Using All-Digital PLL-Based Direct FSK Modulation in 55 nm CMOS
    Oh, SeongJin
    Kim, SungJin
    Ali, Imran
    Truong Thi Kim Nga
    Lee, DongSoo
    Pu, YoungGun
    Yoo, Sang-Sun
    Lee, Minjae
    Hwang, Keum Cheol
    Yang, Youngoo
    Lee, Kang-Yoon
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2018, 65 (09) : 3037 - 3048
  • [35] A 60 GHz Carrier Recovery Circuit in CMOS 28nm FD SOI for BPSK/QPSK PLL-less High Data Rate Receivers
    Siligaris, Alexandre
    Dehos, Cedric
    David, Jean-Baptiste
    Barrau, Lea
    Gonzalez-Jimenez, Jose Luis
    2023 18TH EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE, EUMIC, 2023, : 233 - 236
  • [36] ANALYSIS OF AN ALL-DIGITAL MAXIMUM-LIKELIHOOD CARRIER PHASE AND CLOCK TIMING SYNCHRONIZER FOR 8 PHASE-SHIFT KEYING MODULATION
    DEGAUDENZI, R
    VANGHI, V
    IEEE TRANSACTIONS ON COMMUNICATIONS, 1994, 42 (2-4) : 773 - 782
  • [37] FPGA-Based Implementation of All-Digital QPSK Carrier Recovery Loop Combining Costas Loop and Maximum Likelihood Frequency Estimator
    Wang, Kaiyu
    Song, Zhiming
    Qi, Xianwei
    Yan, Qingxin
    Tang, Zhenan
    INTERNATIONAL JOURNAL OF RECONFIGURABLE COMPUTING, 2014, 2014
  • [38] A 26.5 Gb/s Optical Receiver With All-Digital Clock and Data Recovery in 65nm CMOS Process
    Chu, Sang-Hyeok
    Bae, Woorham
    Jeong, Gyu-Seob
    Joo, Jiho
    Kim, Gyungock
    Jeong, Deog-Kyoon
    2014 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2014, : 101 - 104
  • [39] An All-Digital Clock and Data Recovery Circuit for Spread Spectrum Clocking Applications in 65nm CMOS Technology
    Chung, Ching-Che
    Sheng, Duo
    Lin, Yang-Di
    2012 4TH ASIA SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ASQED), 2012, : 91 - 94
  • [40] A 22 to 26.5 Gb/s Optical Receiver With All-Digital Clock and Data Recovery in a 65 nm CMOS Process
    Chu, Sang-Hyeok
    Bae, Woorham
    Jeong, Gyu-Seob
    Jang, Sungchun
    Kim, Sungwoo
    Joo, Jiho
    Kim, Gyungock
    Jeong, Deog-Kyoon
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2015, 50 (11) : 2603 - 2612
12345