Self-aligned TiSi2/Si heteronanocrystal nonvolatile memory

被引：32

作者：

Zhu, Y ^{[1
]}

Zhao, DT ^{[1
]}

Li, RG ^{[1
]}

Liu, JL ^{[1
]}

机构：

[1] Univ Calif Riverside, Dept Elect Engn, Quantum Struct Lab, Riverside, CA 92521 USA

来源：

APPLIED PHYSICS LETTERS | 2006年 / 88卷 / 10期

关键词：

D O I：

10.1063/1.2183815

中图分类号：

O59 [应用物理学];

学科分类号：

摘要：

The titanium silicide/silicon (TiSi2/Si) heteronanocrystals are fabricated on SiO2 thin films. The metal-oxide-semiconductor structure embedding the TiSi2/Si heteronanocrystals shows superior performance over the Si dot device. The charge loss rate in the TiSi2/Si heteronanocrystal device is 7.5 times less than that of the Si dot device. It is also found that the TiSi2/Si heteronanocrystal device has wider memory window than the Si dot counterpart. (c) 2006 American Institute of Physics.

引用

页数：3

共 50 条

[41] Self-aligned TiN formation by N-2 plasma bias treatment of TiSi2 deposited by selective chemical vapor deposition
Kamoshida, K
Saito, K
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 1997, 36 (02): : 642 - 647
[42] Performance Enhancement of TiSi2 Coated Si Nanocrystal Memory Device
Zhou, Huimei
Gann, Reuben
Li, Bei
Liu, Jianlin
Yarmoff, J. A.
MATERIALS AND PHYSICS FOR NONVOLATILE MEMORIES, 2009, 1160 : 11 - +
[43] Electrical Characteristics of TiSi2 Nanocrystal Nonvolatile Memory with Barrier-Engineered Tunnel Layer
Han, Seung Jong
Lee, Dong Uk
Seo, Ki Bong
Kim, Seon Pil
Kim, Eun Kyu
Oh, Jun-Seok
Cho, Won-Ju
JAPANESE JOURNAL OF APPLIED PHYSICS, 2010, 49 (06) : 06GG141 - 06GG144
[44] INTERACTION OF TISI2 LAYERS WITH POLYCRYSTALLINE SI
ZHENG, LR
HUNG, LS
FENG, SQ
REVESZ, P
MAYER, JW
MILES, G
APPLIED PHYSICS LETTERS, 1986, 48 (12) : 767 - 769
[45] USE OF TISI2 TO FORM METAL-OXIDE SILICON FIELD-EFFECT TRANSISTORS WITH SELF-ALIGNED SOURCE DRAIN AND GATE ELECTRODE
YACHI, T
SUYAMA, S
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1985, 3 (04): : 992 - 996
[46] Schottky barrier formation at Al/TiB2/TiSi2/Si and Cu/TiB2/TiSi2/Si interfaces
Pelleg, J
MICROELECTRONIC ENGINEERING, 2004, 75 (04) : 413 - 422
[47] PROCESS AND DEVICE PERFORMANCE OF SUBMICROMETER-CHANNEL CMOS DEVICES USING DEEP-TRENCH ISOLATION AND SELF-ALIGNED TISI2 TECHNOLOGIES
YAMAGUCHI, T
MORIMOTO, S
PARK, HK
EIDEN, GC
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (02) : 184 - 193
[48] PROCESS AND DEVICE PERFORMANCE OF SUBMICROMETER-CHANNEL CMOS DEVICES USING DEEP-TRENCH ISOLATION AND SELF-ALIGNED TISI2 TECHNOLOGIES
YAMAGUCHI, T
MORIMOTO, S
PARK, HK
EIDEN, GC
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1985, 20 (01) : 104 - 113
[49] NONVOLATILE MEMORY PROPERTY OF WSI2 AND TISI2 NANO-PARTICLES IN SIO2 DIELECTRICS
Seo, Ki Bong
Han, Seung Jong
Lee, Dong Uk
Kim, Seon Pil
Kim, Eun Kyu
TMS 2009 138TH ANNUAL MEETING & EXHIBITION - SUPPLEMENTAL PROCEEDINGS, VOL 3: GENERAL PAPER SELECTIONS, 2009, : 11 - +
[50] SOURCE-DRAIN CONTACT RESISTANCE IN CMOS WITH SELF-ALIGNED TiSi2.
Taur, Yuan
Sun, Jack Yuan-Chen
Moy, Dan
Wang, L.K.
Davvari, Bijan
Klepner, Stephen P.
Ting, Chung-Yu
IEEE Transactions on Electron Devices, 1987, ED-34 (03) : 575 - 580

← 1 2 3 4 5 →