An LDPC Decoder With Time-Domain Analog and Digital Mixed-Signal Processing

被引：45

作者：

Miyashita, Daisuke ^{[1
]}

Yamaki, Ryo ^{[2
]}

Hashiyoshi, Kazunori ^{[3
]}

Kobayashi, Hiroyuki ^{[1
]}

Kousai, Shouhei ^{[1
]}

Oowaki, Yukihito ^{[1
]}

Unekawa, Yasuo ^{[1
]}

机构：

[1] Toshiba Co Ltd, Kawasaki, Kanagawa 2128520, Japan

[2] Toshiba Co Ltd, Yokohama, Kanagawa 2478585, Japan

[3] Toshiba Microelect Corp, Kawasaki, Kanagawa 2128520, Japan

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 2014年 / 49卷 / 01期

关键词：

Analog computation; low-density parity-check (LDPC) code; LDPC decoder; multiple-valued logic (MVL); time-to-digital converter (TDC); low power; SUM ITERATIVE DECODER;

D O I：

10.1109/JSSC.2013.2284363

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Time-domain analog and digital mixed-signal processing (TD-AMS) is presented. Analog computation is more energy- and area-efficient at the cost of its limited accuracy, whereas digital computation is more versatile and derives greater benefits from technology scaling. Besides, design automation tools for digital circuits are much more sophisticated than those for analog circuits. TD-AMS exploits both advantages, and is a solution better suited to implementing a system on chip including functions for which high computational accuracy is not required, such as error correction, image processing, and machine learning. As an example, a low-density parity-check (LDPC) code decoder with the technique is implemented in 65 nm CMOS and achieves the best reported efficiencies of 10.4 pJ/bit and 6.1 Gbps/mm(2).

引用

页码：73 / 83

页数：11

共 50 条

[31] Designing analog and mixed-signal circuits on digital-CMOS processes
Twomey, J
EDN, 2000, 45 (16) : 109 - +
[32] Integrating digital, analog, and mixed-signal design in an undergraduate ECE curriculum
Nestor, JA
Rich, DA
2003 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC SYSTEMS EDUCATION, PROCEEDINGS, 2003, : 89 - 90
[33] Analysis and application of digital spectral warping in analog and mixed-signal testing
Allen, WRM
Bailey, DG
Demidenko, SN
Piuri, V
IEEE TRANSACTIONS ON RELIABILITY, 2003, 52 (04) : 444 - 457
[34] An analog mixed-signal test controller
AbedEl-Halin, MA
2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS, 2002, : 384 - 387
[35] DeMixGen: Deterministic Mixed-Signal Layout Generation With Separated Analog and Digital Signal Paths
Lin, Mark Po-Hung
Chang, Po-Hsun
Lee, Shuenn-Yuh
Graeb, Helmut E.
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2016, 35 (08) : 1229 - 1242
[36] Analog and mixed-signal extensions to VHDL
Vachoux, A
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1998, 16 (02) : 185 - 200
[37] CONVOLUTION - TIME-DOMAIN SIGNAL-PROCESSING
HUTCHINGS, HJ
ELECTRONICS & WIRELESS WORLD, 1988, 94 (1624): : 109 - 110
[38] THOUGHTS ON ANALOG AND MIXED-SIGNAL MODELS
WONG, J
ELECTRONIC DESIGN, 1992, 40 (23) : 48 - 48
[39] Analog and Mixed-Signal Extensions to VHDL
Alain Vachoux
Analog Integrated Circuits and Signal Processing, 1998, 16 : 185 - 200
[40] ANALOG AND MIXED-SIGNAL IC DESIGN
MASSARA, R
STEPTOE, K
IEE REVIEW, 1992, 38 (02): : 75 - 79

← 1 2 3 4 5 →